{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T16:15:59Z","timestamp":1780762559327,"version":"3.54.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/tcsi.2018.2867291","type":"journal-article","created":{"date-parts":[[2018,9,17]],"date-time":"2018-09-17T21:38:49Z","timestamp":1537220329000},"page":"630-642","source":"Crossref","is-referenced-by-count":43,"title":["Optimal Complexity Architectures for Pipelined Distributed Arithmetic-Based LMS Adaptive Filter"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6106-1534","authenticated-orcid":false,"given":"Mohd. Tasleem","family":"Khan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1617-2299","authenticated-orcid":false,"given":"Rafi Ahamed","family":"Shaik","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2546899"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2441711"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1192","DOI":"10.1109\/TCSI.2008.2008503","article-title":"A new redundant binary booth encoding for fast \n$2^{n}$\n-bit multiplier design","volume":"56","author":"he","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851731"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2161168"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2281747"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081621"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2251968"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2009.4959641"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-04708-9","volume":"294","author":"sklyarov","year":"2014","journal-title":"Synthesis and Optimization of FPGA-Based Systems"},{"key":"ref4","author":"kogge","year":"1981","journal-title":"The Architecture of Pipelined Computers"},{"key":"ref27","year":"0","journal-title":"TSMC 90 nm General-Purpose CMOS Standard Cell Libraries"},{"key":"ref3","article-title":"A power\/area optimal approach to VLSI signal processing","author":"markovic","year":"2006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284173"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1109\/82.933794","article-title":"An efficient systolic architecture for the DLMS adaptive filter and its applications","volume":"48","author":"van","year":"2001","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239321"},{"key":"ref2","article-title":"Cramming more components onto integrated circuits","volume":"56","author":"present","year":"2000","journal-title":"Readings in Computer Architecture"},{"key":"ref9","author":"meher","year":"2017","journal-title":"Arithmetic Circuits for DSP Applications"},{"key":"ref1","author":"haykin","year":"1996","journal-title":"Adaptive Filter Theory"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2741499"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2472964"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2226453"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2587105"},{"key":"ref23","author":"parhi","year":"2007","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1997.626129"},{"key":"ref25","first-page":"1615","article-title":"Low-power multipliers with data wordlength reduction","author":"han","year":"2005","journal-title":"Proc Asilomar Conf Signals Syst Comput (ACSSC)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8620440\/08466615.pdf?arnumber=8466615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:57:04Z","timestamp":1657745824000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8466615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":28,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2867291","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2]]}}}