{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:05:27Z","timestamp":1740139527645,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61741401"],"award-info":[{"award-number":["61741401"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["KLH2301020"],"award-info":[{"award-number":["KLH2301020"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/tcsi.2018.2867623","type":"journal-article","created":{"date-parts":[[2018,9,26]],"date-time":"2018-09-26T19:24:02Z","timestamp":1537989842000},"page":"555-568","source":"Crossref","is-referenced-by-count":8,"title":["A 5\u201310-Gb\/s 12.5-mW Source Synchronous I\/O Interface With 3-D Flip Chip Package"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4095-5296","authenticated-orcid":false,"given":"Shunli","family":"Ma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2825-6177","authenticated-orcid":false,"given":"Qun Jane","family":"Gu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7799-6251","authenticated-orcid":false,"given":"Junyan","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349974"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702711"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"ref13","first-page":"236","article-title":"A 12 Gbps 0.92 mW\/Gbps forwarded clock receiver based on ILO with 60 MHz jitter tracking bandwidth variation using duty cycle adjuster in 65 nm CMOS","author":"kim","year":"2013","journal-title":"Proc VLSI Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905233"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405820"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.962286"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2467179"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211697"},{"key":"ref6","first-page":"7","article-title":"A flexible manufacturing method for wafer level packages","author":"strothmann","year":"2015","journal-title":"Proc IMAPS Device Packag Conf"},{"key":"ref5","first-page":"1","article-title":"A DC-to-12.5 Gb\/s 4.88 mW\/Gb\/s all-rate CDR with a single LC VCO in 90 nm CMOS","author":"yoon","year":"2015","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2015.7166838"},{"key":"ref7","first-page":"144","article-title":"1.22 mW\/Gbps 9.6 Gbps data jitter mixing forwarded-clock receiver robust against power noise with 1.92 ns latency mismatch between data and clock in 65 nm CMOS","author":"chung","year":"2011","journal-title":"Proc VLSI Symp"},{"key":"ref2","first-page":"410","article-title":"An 8 Gb\/s 0.65 mW\/Gb\/s forwarded-clock receiver using an ILO with dual feedback loop and quadrature injection scheme","author":"seol","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","first-page":"158","article-title":"A 6.8 mW 7.4 Gb\/s clock-forwarded receiver with up to 300 MHz jitter tracking in 65 nm CMOS","author":"hossain","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"82","article-title":"A 5.6 Gbps 2.4 mW\/Gbps bidirectional link with 8 ns power-on","author":"zerbe","year":"2011","journal-title":"Proc VLSI Symp"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.997861"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494002"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.826814"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.826816"},{"key":"ref23","first-page":"1","article-title":"A 32.5-GSps two-channel time-interleaved CMOS sampler with switched-source follower based track-and-hold amplifier","volume":"10","author":"ma","year":"2014","journal-title":"IEEE MTT-S Int Microw Symp Dig"},{"key":"ref26","first-page":"488","article-title":"An energy-efficient and high-speed mobile memory I\/O interface using simultaneous Bi-directional dual (Base+RF)-band signaling","author":"byun","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"17","article-title":"A regenerative comparator structure with integrated inductors","volume":"53","author":"park","year":"2006","journal-title":"IEEE Trans Circuits Syst I Reg Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8620440\/08472281.pdf?arnumber=8472281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:09:59Z","timestamp":1657746599000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8472281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2867623","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2019,2]]}}}