{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T15:46:58Z","timestamp":1781970418600,"version":"3.54.5"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/K021273\/1"],"award-info":[{"award-number":["EP\/K021273\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/R029504\/1"],"award-info":[{"award-number":["EP\/R029504\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/tcsi.2018.2878668","type":"journal-article","created":{"date-parts":[[2018,11,14]],"date-time":"2018-11-14T19:53:34Z","timestamp":1542225214000},"page":"1280-1290","source":"Crossref","is-referenced-by-count":55,"title":["A New Design Technique for Sub-Nanosecond Delay and 200 V\/ns Power Supply Slew-Tolerant Floating Voltage Level Shifters for GaN SMPS"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3585-0091","authenticated-orcid":false,"given":"Dawei","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Simon J.","family":"Hollis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3919-2444","authenticated-orcid":false,"given":"Bernard H.","family":"Stark","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530902"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5278054"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091322"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.2270"},{"key":"ref14","first-page":"93","article-title":"high voltage interfaces for CMOS\/DMOS technologies","author":"richard","year":"2003","journal-title":"Proc IEEE Northeast Workshop Circuits Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541825"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2283421"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/INEC.2016.7589264"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667742"},{"key":"ref19","first-page":"151","article-title":"A 50 V high-speed level shifter with high DV\/DT immunity for multi-MHz DCDC converters","author":"wittmann","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2013.6520261"},{"key":"ref3","first-page":"302","article-title":"A 3-to-40 V 10-to-30 MHz automotive-use GaN driver with active BST balancing and VSW dual-edge dead-time modulation achieving 8.3% efficiency improvement and 3.4 ns constant propagation delay","author":"ke","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2012.6165796"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2014.6803507"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.2017.2674601"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313884"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063046"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487773"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2017.8096395"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2422075"},{"key":"ref22","year":"2013","journal-title":"EPC1001—Enhancement Mode Power Transistor"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2014.6869911"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2014.7004737"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317780"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8635013\/08535039.pdf?arnumber=8535039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T23:33:53Z","timestamp":1643240033000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8535039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":24,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2878668","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3]]}}}