{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:55:46Z","timestamp":1767084946994,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/tcsi.2018.2879020","type":"journal-article","created":{"date-parts":[[2018,11,26]],"date-time":"2018-11-26T19:18:10Z","timestamp":1543259890000},"page":"1192-1204","source":"Crossref","is-referenced-by-count":9,"title":["Line Coding Techniques for Channel Equalization: Integrated Pulse-Width Modulation and Consecutive Digit Chopping"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2321-3397","authenticated-orcid":false,"given":"Ashwin","family":"Ramachandran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1613-7007","authenticated-orcid":false,"given":"Arun","family":"Natarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1737-7950","authenticated-orcid":false,"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870897"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672165"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317142"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874270"},{"key":"ref14","first-page":"488","article-title":"A 16 Gb\/s, 3.6 pJ\/bit wireline transceiver with phase domain equalization scheme: Integrated pulse width modulation (iPWM) in 65 nm CMOS","author":"ramachandran","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464797"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.915134"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2285894"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.1972.1067349"},{"key":"ref19","first-page":"328","article-title":"A 10 Gb\/s CMOS adaptive equalizer for backplane applications","author":"gondi","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348556"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856583"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346611"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258790"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151530"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2470553"},{"journal-title":"Wireline Link Performance Survey","year":"2018","author":"anand","key":"ref1"},{"key":"ref9","article-title":"Magnetic storage","author":"thomas","year":"1949","journal-title":"Proc 1st Cambridge Comput Conf"},{"key":"ref20","first-page":"370","article-title":"A 500 mW digitally calibrated AFE in 65 nm CMOS for 10 Gb\/s serial links over backplane and multimode fiber","author":"cao","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","first-page":"438","article-title":"A 130 mW 20 Gb\/s half-duplex serial link in 28 nm CMOS in 40 nm CMOS","author":"balan","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168871"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8635013\/08544007.pdf?arnumber=8544007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:09:59Z","timestamp":1657746599000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8544007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2879020","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2019,3]]}}}