{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:46:40Z","timestamp":1762033600496,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006595","name":"Unitatea Executiva pentru Finantarea Invatamantului Superior, a Cercetarii, Dezvoltarii si Inovarii","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006595","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/tcsi.2018.2884252","type":"journal-article","created":{"date-parts":[[2018,12,18]],"date-time":"2018-12-18T00:42:01Z","timestamp":1545093721000},"page":"1643-1656","source":"Crossref","is-referenced-by-count":23,"title":["Layered LDPC Decoders With Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards Mitigation"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9211-2311","authenticated-orcid":false,"given":"Oana","family":"Boncalo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyorgy","family":"Kolumban-Antal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2706-1781","authenticated-orcid":false,"given":"Alexandru","family":"Amaricai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9362-8769","authenticated-orcid":false,"given":"Valentin","family":"Savin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7645-7136","authenticated-orcid":false,"given":"David","family":"Declercq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","first-page":"1524","article-title":"Dual port ram based layered decoding for multi rate quasi-cyclic LDPC codes","author":"ye?il","year":"2014","journal-title":"Proc 12th Int Conf Signal Process (ICSP)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.09.002"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055250"},{"key":"ref10","first-page":"896","article-title":"In-place memory mapping approach for optimized parallel hardware interleaver architectures","author":"reehman","year":"2015","journal-title":"Proc Des Autom Test Eur (DATE) Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCC.2015.7338879"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2009.5336255"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2007.620"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCChina.2014.7008301"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.831841"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICICS.2015.7459838"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCW.2017.7962783"},{"key":"ref18","first-page":"1","article-title":"FPGA design of high throughput LDPC decoder based on imprecise offset min-sum decoding","author":"nguyen-ly","year":"2015","journal-title":"Proc IEEE Int New Circuits Syst Conf (NEWCAS)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402504"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/1090.001.0001"},{"year":"2014","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(92)90041-S"},{"year":"2005","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2264057"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2464092"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630141"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.833353"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-84882-507-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2013.6674505"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2007.619"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2009.090816"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2021479"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206819"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-014-9915-1"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1287\/opre.11.6.972"},{"key":"ref25","first-page":"88","article-title":"Conflict graph based allocation of static objects to memory banks","volume":"14","author":"keyngnaert","year":"2001","journal-title":"Proc 5th World Multiconf Systemics Cybernetics Informatics"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8667917\/08579225.pdf?arnumber=8579225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:52:18Z","timestamp":1657745538000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8579225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":32,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2884252","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}