{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T15:40:46Z","timestamp":1784302846815,"version":"3.55.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004263","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tcsi.2019.2892588","type":"journal-article","created":{"date-parts":[[2019,1,31]],"date-time":"2019-01-31T20:34:40Z","timestamp":1548966880000},"page":"2137-2150","source":"Crossref","is-referenced-by-count":79,"title":["Design Methodology to Explore Hybrid Approximate Adders for Energy-Efficient Image and Video Processing Accelerators"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4678-9401","authenticated-orcid":false,"given":"Leonardo Bandeira","family":"Soares","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Morgana Macedo Azevedo","family":"da Rosa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5019-3715","authenticated-orcid":false,"given":"Claudio Machado","family":"Diniz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eduardo Antonio Cesar","family":"da Costa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9018-6309","authenticated-orcid":false,"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2833284"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2564699"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.1986.4767851"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2001.937655"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2016.2640038"},{"key":"ref35","first-page":"1","article-title":"Exploring power-performance-quality tradeoff of approximate adders for energy efficient sobel filtering","author":"soares","year":"2018","journal-title":"Proc IEEE Lat Amer Symp Circuits Syst (LASCAS)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2017.8292078"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2751163"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"ref15","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proc Int Symp Integr Circuits (ISIC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164927"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815968"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.32"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747938"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2385965"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2016.7451089"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930122"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753266"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref25","article-title":"Parallel prefix networks that make tradeoffs between logic levels, fanout and wiring racks","author":"harris","year":"2006"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8715688\/08630652.pdf?arnumber=8630652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:13:39Z","timestamp":1657746819000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8630652\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":37,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2892588","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}