{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:26:52Z","timestamp":1772040412364,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Foundation of Flanders"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61874063"],"award-info":[{"award-number":["61874063"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tcsi.2019.2894034","type":"journal-article","created":{"date-parts":[[2019,1,31]],"date-time":"2019-01-31T20:34:40Z","timestamp":1548966880000},"page":"2405-2414","source":"Crossref","is-referenced-by-count":12,"title":["An 85-MHz-BW ASAR-Assisted CT 4-0 MASH $\\Delta\\Sigma$  Modulator With Background Half-Range Dithering-Based DAC Calibration in 28-nm CMOS"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1738-5982","authenticated-orcid":false,"given":"Hui","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5535-9577","authenticated-orcid":false,"given":"Xinpeng","family":"Xing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georges G. E.","family":"Gielen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"470","article-title":"A 125 MHz-BW 71.9 dB-SNDR VCO-based CT \n$\\Delta\\Sigma$\n ADC with segmented phase-domain ELD compensation in 16 nm CMOS","author":"huang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.1142"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2007.4449519"},{"key":"ref34","first-page":"230","article-title":"A 50 MHZ-BW continuous-time \n$\\Delta\\Sigma$\n ADC with dynamic error correction achieving 79.8 dB SNDR and 95.2 dB SFDR","author":"he","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","first-page":"280","article-title":"A 160 MHz-BW 72dB-DR 40 mW continuous-time \n$\\Delta\\Sigma$\n modulator in 16 nm CMOS with analog ISI-reduction technique","author":"wu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"278","article-title":"A 9 GS\/s 1 GHz-BW oversampled continuous-time pipeline ADC achieving ?161 dBFS\/Hz NSD","author":"shibata","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778284"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44971-5"},{"key":"ref14","first-page":"1","article-title":"An 85 MHz-BW 68.5 dB-SNDR ASAR-assisted CT 4-0 MASH \n$\\Delta\\Sigma$\n modulator with half-range dithering-based DAC calibration in 28 nm CMOS","author":"liu","year":"2018","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref15","author":"pavan","year":"2017","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref17","first-page":"162c","article-title":"A 6b 46 GS\/s ADC with >23 GHz BW and sparkle-code error correction","author":"duan","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2015.7440375"},{"key":"ref19","first-page":"1","article-title":"Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH adc in 28 nm CMOS","author":"dong","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387849"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2041814"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466459"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594953"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364829"},{"key":"ref8","first-page":"64c","article-title":"A 66dB SNDR 15MHz BW SAR assisted \n$\\Delta\\Sigma$\n ADC in 22 nm tri-gate CMOS","author":"lee","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071930"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333685"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587881"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2016.7470941"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268413"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/82.476173"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.44987"},{"key":"ref24","first-page":"139","article-title":"A CT \n$\\Delta\\Sigma$\n ADC with 9\/50 MHz BW achieving 73\/71 dB DR designed for robust blocker tolerance in 14 nm FinFET","author":"conzatti","year":"2017","journal-title":"Proc IEEE European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1002\/tee.20625"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.381818"},{"key":"ref25","first-page":"472","article-title":"An 8 mW 50 MS\/s CT \n$\\Delta\\Sigma$\n modulator with 81 dB SFDR and digital background DAC linearization","author":"kauffman","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8741038\/08630649.pdf?arnumber=8630649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:43:21Z","timestamp":1657745001000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8630649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2894034","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}