{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,22]],"date-time":"2025-12-22T18:39:40Z","timestamp":1766428780948,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/tcsi.2019.2895288","type":"journal-article","created":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T19:57:56Z","timestamp":1550779076000},"page":"1728-1736","source":"Crossref","is-referenced-by-count":17,"title":["A 1-MHz Relaxation Oscillator Core Employing a Self-Compensating Chopped Comparator Pair"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6399-0847","authenticated-orcid":false,"given":"Josip","family":"Mikulic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregor","family":"Schatzberger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5642-3086","authenticated-orcid":false,"given":"Adrijan","family":"Baric","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2041504"},{"key":"ref11","first-page":"95","article-title":"A 1-MHz on-chip relaxation oscillator with comparator delay cancelation","author":"mikuli?","year":"2017","journal-title":"Proc IEEE European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref12","first-page":"1","article-title":"A 1-MHz relaxation oscillator core employing a self-compensating chopped comparator pair","author":"mikuli?","year":"2018","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref13","first-page":"i","article-title":"A temperature compensated digitally trimmable on-chip IC oscillator with low voltage inhibit capability","volume":"1","author":"boas","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2331110"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004574"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531944"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539083"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2581825"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020247"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2559508"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649136"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977478"},{"key":"ref2","first-page":"186","article-title":"A 63,000 Q-factor relaxation oscillator with switched-capacitor integrated error feedback","author":"cao","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048732"},{"key":"ref9","first-page":"16","article-title":"A 280nW, 100kHz, 1-cycle start-up time, on-chip CMOS relaxation oscillator employing a feedforward period control scheme","author":"tokairin","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8691851\/08648468.pdf?arnumber=8648468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:13:40Z","timestamp":1657746820000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8648468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":16,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2895288","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2019,5]]}}}