{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T15:09:28Z","timestamp":1782400168620,"version":"3.54.5"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-722557"],"award-info":[{"award-number":["CNS-722557"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1317560"],"award-info":[{"award-number":["CCF-1317560"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1718474"],"award-info":[{"award-number":["CCF-1718474"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["DGE-1723687"],"award-info":[{"award-number":["DGE-1723687"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["D15AP00089"],"award-info":[{"award-number":["D15AP00089"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tcsi.2019.2897497","type":"journal-article","created":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T19:57:56Z","timestamp":1550779076000},"page":"2533-2545","source":"Crossref","is-referenced-by-count":21,"title":["ROBIN: Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation Support"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3146-6642","authenticated-orcid":false,"given":"Srivatsa","family":"Rangachar Srinivasa","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akshay Krishna","family":"Ramanathan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8051-3345","authenticated-orcid":false,"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei-Hao","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8753-490X","authenticated-orcid":false,"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jack","family":"Sampson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-6068","authenticated-orcid":false,"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"496","article-title":"A 65 nm 4 Kb algorithm-dependent computing-In-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131506"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268380"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.31"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672058"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009157"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2012.6251581"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2565641"},{"key":"ref18","first-page":"1","article-title":"High density SRAM bitcell architecture in 3D sequential CoolCube 14 nm technology","author":"brocard","year":"2016","journal-title":"Proc IEEE SOI-3D-Subthreshold Microelectron Technol Unified Conf"},{"key":"ref19","author":"agrawal","year":"2017","journal-title":"X-SRAM Enabling in-memory Boolean computations in CMOS static random access memories"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"ref3","first-page":"2","article-title":"Life after dennard and how I learned to love the picojoule","author":"keckler","year":"2011","journal-title":"Proc Int Symp Microarchit"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref7","first-page":"432","article-title":"25.2 A 1.2 V 8 Gb 8-channel 128 GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29 nm process and TSV","author":"lee","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006708"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2787562"},{"key":"ref22","year":"2012","journal-title":"Predictive Technology Model"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCN.2003.1284205"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref23","first-page":"196","article-title":"A 23.6 Mb\/mm2 SRAM in 10 nm FinFET technology with pulsed PMOS TVC and stepped-WL for low-voltage applications","author":"guo","year":"2018","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref25","author":"shivakumar","year":"2001","journal-title":"CACTI 3 0 An integrated cache timing power and area model"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/8919\/8741038\/8648391-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8741038\/08648391.pdf?arnumber=8648391","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:43:21Z","timestamp":1657745001000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8648391\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":25,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2897497","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}