{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:29:08Z","timestamp":1772119748016,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Fundacion Fulgor and"},{"name":"UNC-CONICET"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tcsi.2019.2901795","type":"journal-article","created":{"date-parts":[[2019,3,28]],"date-time":"2019-03-28T18:54:10Z","timestamp":1553799250000},"page":"2064-2076","source":"Crossref","is-referenced-by-count":24,"title":["An Energy-Efficient Hierarchical Architecture for Time-Interleaved SAR ADC"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4903-3498","authenticated-orcid":false,"given":"Benjamin T.","family":"Reyes","sequence":"first","affiliation":[]},{"given":"Laura","family":"Biolato","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6079-2175","authenticated-orcid":false,"given":"Agustin C.","family":"Galetto","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1201-8577","authenticated-orcid":false,"given":"Leandro","family":"Passetti","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2608-2350","authenticated-orcid":false,"given":"Fredy","family":"Solis","sequence":"additional","affiliation":[]},{"given":"Mario R.","family":"Hueda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9716-3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-015-0578-z"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2661481"},{"key":"ref13","author":"razavi","year":"2016","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref14","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref15","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820268"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1992.229252"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.834046"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649086"},{"key":"ref3","first-page":"390","article-title":"A 40GS\/s 6b ADC in 65nm CMOS","author":"greshishchev","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref5","first-page":"484","article-title":"29.2 A transmitter and receiver for 100Gb\/s coherent networks with integrated \n$4\\times64$\nGS\/s 8b ADCs and DACs in 20nm CMOS","author":"cao","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"1","article-title":"A 1.2 v 2.64 GS\/s 8 bit 39 mW skew-tolerant time-interleaved SAR ADC in 40 nm digital lp CMOS for 60 GHz WLAN","author":"kundu","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362851"},{"key":"ref2","first-page":"378","article-title":"22.1 A 90GS\/s 8b 667 mW \n$64\\times$\n interleaved SAR ADC in 32 nm digital SOI CMOS","author":"kull","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2636209"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519397"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2018.8399947"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2732732"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2793535"},{"key":"ref23","first-page":"284","article-title":"16.5 an 8GS\/s time-interleaved SAR ADC with unresolved decision detection achieving -58dBFS noise and 4GHz bandwidth in 28nm CMOS","author":"keane","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8715688\/08676062.pdf?arnumber=8676062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:13:39Z","timestamp":1657746819000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8676062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":24,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2901795","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}