{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T15:21:45Z","timestamp":1770564105903,"version":"3.49.0"},"reference-count":78,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/K017829\/1"],"award-info":[{"award-number":["EP\/K017829\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tcsi.2019.2902475","type":"journal-article","created":{"date-parts":[[2019,3,22]],"date-time":"2019-03-22T18:51:41Z","timestamp":1553280701000},"page":"3041-3051","source":"Crossref","is-referenced-by-count":46,"title":["Practical Implementation of Memristor-Based Threshold Logic Gates"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9203-2557","authenticated-orcid":false,"given":"Georgios","family":"Papandroulidakis","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8034-2398","authenticated-orcid":false,"given":"Alexander","family":"Serb","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Khiat","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4980-3894","authenticated-orcid":false,"given":"Geoff V.","family":"Merrett","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6267-6909","authenticated-orcid":false,"given":"Themis","family":"Prodromakis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1080\/002072198134724","article-title":"A threshold logic gate based on clocked coupled inverters","volume":"84","author":"ramos","year":"1998","journal-title":"Int J Electron"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521443"},{"key":"ref71","first-page":"1","article-title":"MRL—Memristor ratioed logic","author":"kvatinsky","year":"2012","journal-title":"Proc Int Workshop Cellular Nanoscale Netw Appl"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2016.7847939"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00051"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2018.8626302"},{"key":"ref74","author":"pi","year":"2018","journal-title":"Memristor crossbars with 4 5 terabits-per-inch-square density and two nanometer dimension"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/SCS.2003.1227096"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351192"},{"key":"ref38","author":"bayat","year":"2016","journal-title":"A reconfigurable fir filter with memristor-based weights"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2791468"},{"key":"ref33","author":"le gallo","year":"2017","journal-title":"Mixed-precision in-memory computing"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aade3f"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2441752"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1109\/TNANO.2013.2241075","article-title":"Programmable CMOS\/memristor threshold logic","volume":"12","author":"ligang","year":"2013","journal-title":"IEEE Trans Nanotechnol"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2633966"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.09.013"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2371857"},{"key":"ref62","author":"james","year":"2013","journal-title":"Resistive Threshold Logic"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7803980"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2359801"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1108\/IJICC-06-2013-0032"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"ref27","first-page":"1","article-title":"Reconfigurable threshold logic gates using memristive devices","author":"tran","year":"2012","journal-title":"Proc IEEE Subthreshold Microelectron Conf (SubVT)"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2014.11.090"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527341"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605646"},{"key":"ref67","first-page":"73","article-title":"A look up table design with 3D bipolar RRAMs","author":"chen","year":"2012","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2014.7032878"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2016.7726661"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MEMRISYS.2015.7378391"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref20","author":"abadi","year":"2016","journal-title":"Tensorflow Large-scale machine learning on heterogeneous distributed systems"},{"key":"ref22","first-page":"1","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927483"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203825"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878291"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696203"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/463925"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2007.05.015"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.26"},{"key":"ref58","first-page":"982","article-title":"A high-gain boost converter using voltage-stacking cell","volume":"57","author":"lee","year":"2008","journal-title":"Trans Korean Inst Elect Eng"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44869-1_7"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168648"},{"key":"ref55","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1145\/2770287.2770298","article-title":"Integration of threshold logic gates with RRAM devices for energy efficient and robust operation","author":"yang","year":"2014","journal-title":"IEEE\/ACM Int Symp on Nanoscale Arch (NANOARCH)"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2527783"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2547842"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510933"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150295"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2003.1562439"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2681079"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.7b00552"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2017.10.039"},{"key":"ref16","first-page":"1718","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"2015","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0011-y"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2018.2838124"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF02478259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/218864.218865"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977115"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/srep32614"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature08166"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/29\/10\/104001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-17785-1"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.808421"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.13164\/re.2015.0319"},{"key":"ref46","first-page":"13","article-title":"Memristor threshold logic: An overview to challenges and applications","author":"james","year":"2016","journal-title":"Proc Int Conf Contemp Comput Inform"},{"key":"ref45","article-title":"Modeling and Implementation of Threshold Logic Circuits and Architectures","author":"leshner","year":"2010"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050380"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2822285"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653588"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768563"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2608953"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8754882\/08672912.pdf?arnumber=8672912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,14]],"date-time":"2023-09-14T20:11:05Z","timestamp":1694722265000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8672912\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":78,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2902475","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}