{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:53:10Z","timestamp":1781884390121,"version":"3.54.5"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2017R1A2B4005213"],"award-info":[{"award-number":["2017R1A2B4005213"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10080285"],"award-info":[{"award-number":["10080285"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea Semiconductor Research Consortium (KRSC) for the development of the future semiconductor device"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tcsi.2019.2906877","type":"journal-article","created":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T21:45:54Z","timestamp":1556228754000},"page":"2907-2920","source":"Crossref","is-referenced-by-count":13,"title":["A 2.41-pJ\/bit 5.4-Gb\/s Dual-Loop Reference-Less CDR With Fully Digital Quarter-Rate Linear Phase Detector for Embedded DisplayPort"],"prefix":"10.1109","volume":"66","author":[{"given":"Yong-Hwan","family":"Moon","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5753-0710","authenticated-orcid":false,"given":"Jae-Wook","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Young-Soo","family":"Ryu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3843-0845","authenticated-orcid":false,"given":"Sang-Ho","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1013-1675","authenticated-orcid":false,"given":"Kyung-Sub","family":"Son","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3752-3740","authenticated-orcid":false,"given":"Jin-Ku","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880617"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008520"},{"key":"ref13","first-page":"514","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813292"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2695612"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"2032","DOI":"10.1109\/TCE.2010.5681067","article-title":"A 1.62\/2.7Gbps clock and data recovery with pattern based frequency detector for DisplayPort","volume":"56","author":"kim","year":"2010","journal-title":"IEEE Trans Consum Electron"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158719"},{"key":"ref3","year":"2007","journal-title":"V-by-One HS Standard Version 1 1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429714"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883334"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190678"},{"key":"ref2","year":"2011","journal-title":"Embedded DisplayPort PHY Compliance Test Specification Version 1 2"},{"key":"ref1","year":"2011","journal-title":"Embedded DisplayPort Standard Version 1 2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916400"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215779"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2630119"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8754882\/08693894.pdf?arnumber=8693894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:50:04Z","timestamp":1657745404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8693894\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":21,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2906877","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}