{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T10:43:52Z","timestamp":1773744232916,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100011102","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["604102"],"award-info":[{"award-number":["604102"]}],"id":[{"id":"10.13039\/100011102","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["720270"],"award-info":[{"award-number":["720270"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["785907"],"award-info":[{"award-number":["785907"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tcsi.2019.2911898","type":"journal-article","created":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T02:18:21Z","timestamp":1558664301000},"page":"2973-2986","source":"Crossref","is-referenced-by-count":18,"title":["Dynamic Power Management for Neuromorphic Many-Core Systems"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9938-2736","authenticated-orcid":false,"given":"Sebastian","family":"Hoppner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9042-5405","authenticated-orcid":false,"given":"Bernhard","family":"Vogginger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4267-7015","authenticated-orcid":false,"given":"Yexin","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Dixius","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Scholze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6286-5064","authenticated-orcid":false,"given":"Johannes","family":"Partzsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felix","family":"Neumarker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5227-6533","authenticated-orcid":false,"given":"Stephan","family":"Hartmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6012-8012","authenticated-orcid":false,"given":"Stefan","family":"Schiefer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georg","family":"Ellguth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Love","family":"Cederstroem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6113-3929","authenticated-orcid":false,"given":"Luis A.","family":"Plana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8812-4742","authenticated-orcid":false,"given":"Jim","family":"Garside","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6524-3367","authenticated-orcid":false,"given":"Steve","family":"Furber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Mayr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.3389\/fninf.2014.00076"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/s10827-007-0038-6"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10827-010-0240-9"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/nrn3687"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2381637"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050528"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.3508-05.2005"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s11571-011-9179-4"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pcbi.1004547"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.4249\/scholarpedia.1441"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00420"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.neuron.2012.08.019"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0960-9822(03)00135-0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2009.935693"},{"key":"ref15","first-page":"216","article-title":"A 335 Mb\/s 3.9 mm\n$^{2}~65$\n nm CMOS flexible MIMO detection-decoding engine achieving 4G wireless data rates","author":"winter","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"188","article-title":"A 105 GOPS 36 mm2 heterogeneous SDR MPSoC with energy-aware dynamic scheduling and iterative detection-decoding for 4G in 65 nm CMOS","author":"noethen","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062188"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897986"},{"key":"ref19","first-page":"1","article-title":"Dynamic voltage and frequency scaling for neuromorphic many-core systems","author":"h\u00f6ppner","year":"2017","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2010.5558641"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00141"},{"key":"ref27","first-page":"424","author":"sharp","year":"2011","journal-title":"Neural Information Processing 18th International Conference ICONIP 2011 Shanghai China November 13-17 2011 Proceedings Part III"},{"key":"ref3","first-page":"21","article-title":"65 k-neuron integrate-and-fire array transceiver with address-event reconfigurable synaptic routing","author":"yu","year":"2012","journal-title":"Proc IEEE Biomed Circuits Syst Conf (BioCAS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6706927"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409623"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00357"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00227"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00291"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2560\/13\/5\/051001"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00010"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2015.01.002"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2014.2379294"},{"key":"ref48","first-page":"145","article-title":"A 0.086-mm\n$^{2}~12.7$\n-pJ\/SOP 64 k-Synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS","volume":"13","author":"frenkel","year":"2019","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"ref22","first-page":"261","article-title":"A power management architecture for fast per-core DVFS in heterogeneous MPSoCs","author":"hoppner","year":"2012","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2016.7792875"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2777181"},{"key":"ref24","first-page":"264","article-title":"An open-loop clock generator for fast frequency scaling in 65 nm CMOS technology","author":"h\u00f6ppner","year":"2011","journal-title":"Proc Int Conf Mixed Design of Integrated Circuits and System"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00491"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2278123"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966125"},{"key":"ref26","first-page":"219","article-title":"Biology-derived synaptic dynamics and optimized system architecture for neuromorphic hardware","author":"noack","year":"2010","journal-title":"Proc Int Conf Mixed Design of Integrated Circuits and System"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8754882\/08701528.pdf?arnumber=8701528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:50:04Z","timestamp":1657745404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8701528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":48,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2911898","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}