{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:01:05Z","timestamp":1771657265481,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tcsi.2019.2913009","type":"journal-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T20:00:16Z","timestamp":1558036816000},"page":"2963-2972","source":"Crossref","is-referenced-by-count":16,"title":["Offset-Cancellation Sensing-Circuit-Based Nonvolatile Flip-Flop Operating in Near-Threshold Voltage Region"],"prefix":"10.1109","volume":"66","author":[{"given":"Byungkyu","family":"Song","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4179-7680","authenticated-orcid":false,"given":"Sara","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4270-9918","authenticated-orcid":false,"given":"Seung H.","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282112"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2787664"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2707664"},{"key":"ref30","first-page":"424","article-title":"A 45 nm self-aligned-contact process 1 Gb NOR flash with 5MB\/s program speed","author":"javanifard","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","first-page":"1","article-title":"Embedded STT-MRAM for advanced mobile system-on-chips","author":"kang","year":"2012","journal-title":"Proc 2nd CSIS Int Spintronics-Based VLSIs"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1859"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865544"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295026"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062969"},{"key":"ref14","first-page":"1149","article-title":"Near-threshold voltage (NTV) design&#x2014;Opportunities and challenges","author":"kaul","year":"2012","journal-title":"Proc 49th ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873205"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2075920"},{"key":"ref3","first-page":"184","article-title":"A 90 nm 20 MHz fully nonvolatile microcontroller for standby-power-critical applications","author":"sakimura","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334891"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2616905"},{"key":"ref7","first-page":"84","article-title":"A 65 nm ReRAM-enabled nonvolatile processor with \n$6\\times$\n reduction in restore time and \n$4\\times$\n higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic","author":"liu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"432","article-title":"An 8 MHz 75 \n$\\mu\\text{A}$\n\/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at \n$\\text{V}\\rm_{DD}=0\\text{V}$\n with <400ns wakeup and sleep transitions","author":"bartling","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2172644"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref20","first-page":"279","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell","author":"lin","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2427931"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2182053"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2712363"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8754882\/08716579.pdf?arnumber=8716579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:50:04Z","timestamp":1657745404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8716579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":34,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2913009","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}