{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T06:59:32Z","timestamp":1771657172288,"version":"3.50.1"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004733","name":"Universidade de Macau","doi-asserted-by":"publisher","award":["MYRG2018-00220-AMSV"],"award-info":[{"award-number":["MYRG2018-00220-AMSV"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003009","name":"Science and Technology Development Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003009","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tcsi.2019.2926512","type":"journal-article","created":{"date-parts":[[2019,8,16]],"date-time":"2019-08-16T19:42:46Z","timestamp":1565984566000},"page":"3307-3316","source":"Crossref","is-referenced-by-count":14,"title":["A 0.12-mm<sup>2<\/sup> 1.2-to-2.4-mW 1.3-to-2.65-GHz Fractional-N Bang-Bang Digital PLL With 8-$\\mu$ s Settling Time for Multi-ISM-Band ULP Radios"],"prefix":"10.1109","volume":"66","author":[{"given":"Ka-Fai","family":"Un","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5035-8017","authenticated-orcid":false,"given":"Gengzhen","family":"Qi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4195-4551","authenticated-orcid":false,"given":"Jun","family":"Yin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4883-160X","authenticated-orcid":false,"given":"Shiheng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Shupeng","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Chio-In","family":"Ieong","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref11","first-page":"93","article-title":"A 15-\n$\\mu\\text{W}$\n, 103-fs step, 5-bit capacitor-DAC-based constant-slope digital-to-time converter in 28nm CMOS","author":"chen","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2620151"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878836"},{"key":"ref3","first-page":"172","article-title":"An 860 \n$\\mu\\text{W}$\n 2.1-to-2.7 GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth smart and ZigBee) applications","author":"chillara","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref5","first-page":"256","article-title":"A \n$265~\\mu\\text{W}$\n fractional-N digital PLL with seamless automatic switching subsampling\/sampling feedback path and duty-cycled frequency-locked loop in 65nm CMOS","author":"liu","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","author":"razavi","year":"2012","journal-title":"RF Microelectronics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473667"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2551738"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357042"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8818466\/08804354.pdf?arnumber=8804354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:52:17Z","timestamp":1657745537000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8804354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":13,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2926512","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}