{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T06:16:52Z","timestamp":1768976212991,"version":"3.49.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/tcsi.2019.2926811","type":"journal-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T19:47:47Z","timestamp":1564084067000},"page":"4348-4355","source":"Crossref","is-referenced-by-count":71,"title":["A Family of Stateful Memristor Gates for Complete Cascading Logic"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0190-4226","authenticated-orcid":false,"given":"Kyung Min","family":"Kim","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0213-4259","authenticated-orcid":false,"given":"R. Stanley","family":"Williams","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/pssr.201800629"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201802554"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201400056"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1823026"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s12274-016-1260-1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201602418"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/srep20085"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201500095"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/27\/36\/365202"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201600090"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.3524521"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201103379"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201403621"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8883027\/08776649.pdf?arnumber=8776649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:41:25Z","timestamp":1628624485000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8776649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2926811","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11]]}}}