{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,25]],"date-time":"2026-09-25T23:18:28Z","timestamp":1790378308593,"version":"4.1.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Brazilian Coordination of Improvement of Higher Level Personnel"},{"name":"Brazilian National Council of Scientific and Technologic Development"},{"DOI":"10.13039\/501100004263","name":"Research Support Foundation of the State of Rio Grande do Sul","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/tcsi.2019.2927374","type":"journal-article","created":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T19:57:30Z","timestamp":1564689450000},"page":"553-564","source":"Crossref","is-referenced-by-count":17,"title":["Multi-Level Design Influences on Robustness Evaluation of 7nm FinFET Technology"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8055-9597","authenticated-orcid":false,"given":"Leonardo H.","family":"Brendler","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexandra L.","family":"Zimpeck","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1088-1000","authenticated-orcid":false,"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5781-5858","authenticated-orcid":false,"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref38","article-title":"Standard cell design in N7: EUV vs. immersion","volume":"9427","author":"chava","year":"2015","journal-title":"Proc SPIE"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.07.023"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.12.044"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.01.041"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.4236\/wjnse.2013.31003"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2901658"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.11.011"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351097"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2051039"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.07.061"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.06.090"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644828"},{"key":"ref14","first-page":"581","article-title":"Exploring multi-level design to mitigate variability and radiation effects on 7 nm FinFET logic cells","author":"brendler","year":"2018","journal-title":"Proc IEEE Int Conf Electronics Circuits Syst (ICECS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.140"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.07.023"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2042613"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2450997"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604051"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.50"},{"key":"ref4","first-page":"1","article-title":"Process variability at the 65 nm node and beyond","author":"nassif","year":"2008","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2063270"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-006-0009-6"},{"key":"ref6","first-page":"1","article-title":"Impact of additional factors in threshold voltage variability of metal\/high-k gate stacks and its reduction by controlling crystalline structure and grain size in the metal gates","author":"ohmori","year":"2008","journal-title":"IEDM Tech Dig"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681585"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.07.109"},{"key":"ref7","first-page":"4b.1.1","article-title":"Radiation-induced soft error rate analyses for 14 nm FinFET SRAM devices","author":"lee","year":"2015","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2014.0167"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.11.025"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.042"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2168959"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2221478"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2171994"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8972641\/08784393.pdf?arnumber=8784393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:50:25Z","timestamp":1651078225000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8784393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2927374","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,2]]}}}