{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:31:53Z","timestamp":1772206313696,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1509872"],"award-info":[{"award-number":["1509872"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tcsi.2019.2927383","type":"journal-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T19:47:47Z","timestamp":1564084067000},"page":"3352-3364","source":"Crossref","is-referenced-by-count":18,"title":["A 27.7 fJ\/conv-step 500 MS\/s 12-Bit Pipelined ADC Employing a Sub-ADC Forecasting Technique and Low-Power Class AB Slew Boosted Amplifiers"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7231-4899","authenticated-orcid":false,"given":"Mohammad H.","family":"Naderi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8301-3955","authenticated-orcid":false,"given":"Chulhyun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5585-9459","authenticated-orcid":false,"given":"Suraj","family":"Prakash","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Kinyua","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric G.","family":"Soenen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7960-0177","authenticated-orcid":false,"given":"Jose","family":"Silva-Martinez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858373"},{"key":"ref32","first-page":"1031","article-title":"A 1 V 10 b 125 M sample\/s A\/D converter using cascade amp-sharing and capacitance coupling techniues","author":"honda","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2194191"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169086"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2852273"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387465"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2311812"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2300199"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2453332"},{"key":"ref13","first-page":"90","article-title":"A 33 Mpixel CMOS imager with multi-functional 3-stage pipeline ADC for 480 fps high-speed mode and 120 fps low-noise mode","author":"yasue","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008562"},{"key":"ref15","first-page":"1","article-title":"A 200 MS\/s, 11 bit SAR-assisted pipeline ADC with bias-enhanced ring amplifier","author":"chen","year":"2017","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2732731"},{"key":"ref17","first-page":"94c","article-title":"A 9.1 ENOB 21.7 fJ\/conversion-step 10 b 500 MS\/s single-channel pipelined SAR ADC with a current-mode fine ADC in 28 nm CMOS","author":"moon","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2742523"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679748"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.879070"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2436875"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/82.933799"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747128"},{"key":"ref6","first-page":"1464","article-title":"A 12-bit 250 MSPS pipeline ADC with 4 Gbps serial output interface","author":"hai-jun","year":"2016","journal-title":"Proc IEEE 13th Int Conf Solid-State Integr Circuit Technol (ICSICT)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333364"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2580703"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169138"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2508564"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008561"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2371453"},{"key":"ref1","first-page":"1","article-title":"A 13 bit 200 MS\/S pipeline ADC with current-mode MDACs","author":"briseno-vidrios","year":"2017","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref20","first-page":"478","article-title":"A 0.7 V 12 b 160 MS\/s 12.8 fJ\/conv-step pipelined-SAR ADC in 28 nm CMOS with digital amplifier technique","author":"yoshioka","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","first-page":"1","article-title":"A 14.6 mW 12 b 800 MS\/s \n$4\\times$\ntime-interleaved pipelined SAR ADC achieving 60.8 dB SNDR with Nyquist input and sampling timing skew of 60 fsrms without calibration","author":"lien","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2546856"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2233332"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406934"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053205"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527176"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8818466\/08776635.pdf?arnumber=8776635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:52:18Z","timestamp":1657745538000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8776635\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":37,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2927383","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}