{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T18:10:28Z","timestamp":1774980628287,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Taiwan Semiconductor Research Institute"},{"name":"Taiwan Semiconductor Manufacturing Company-Joint Development Program"},{"name":"MediaTek-Joint Development Program"},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/tcsi.2019.2928043","type":"journal-article","created":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T00:08:23Z","timestamp":1565050103000},"page":"4172-4185","source":"Crossref","is-referenced-by-count":139,"title":["A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4993-0087","authenticated-orcid":false,"given":"Xin","family":"Si","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6283-3564","authenticated-orcid":false,"given":"Win-San","family":"Khwa","sequence":"additional","affiliation":[]},{"given":"Jia-Jing","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jia-Fang","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5337-5680","authenticated-orcid":false,"given":"Xiaoyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4033-8893","authenticated-orcid":false,"given":"Hiroyuki","family":"Yamauchi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9503-995X","authenticated-orcid":false,"given":"Qiang","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"120","article-title":"A 5.1 pJ\/neuron \n$127.3\\mu\\text{s}$\n\/inference RNN-based speech recognition processor using 16 computing-in-memory SRAM macros in 65 nm CMOS","author":"guo","year":"2019","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref32","first-page":"482","article-title":"A 28 nm 32 Kb embedded 2T2MTJ STT-MRAM macro with 1.3 ns read-access time for fast and reliable read applications","author":"yang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778702"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2701547"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602218"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681458"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418003"},{"key":"ref11","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"},{"key":"ref12","first-page":"6","article-title":"Bitwise neural networks","author":"kim","year":"2015","journal-title":"Proc Int Conf Mach Learn (ICML) Workshop Resource-Efficient Mach Learn"},{"key":"ref13","first-page":"525","article-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Proc Eur Conf Comput Vis"},{"key":"ref14","first-page":"3105","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref15","first-page":"1","article-title":"Neural networks with few multiplications","author":"lin","year":"2016","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref16","first-page":"21","article-title":"Parallelizing SRAM arrays with customized bit-cell for binary neural networks","author":"liu","year":"2018","journal-title":"Proc Design Automat Conf (DAC)"},{"key":"ref17","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","first-page":"160","article-title":"A 0.3 V VDDmin 4 + 2TSRAM for searching and in-memory computing using 55 nm DDC technology","author":"dong","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref28","first-page":"496","article-title":"A 65 nm 4 Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"344","article-title":"A 0.62 mW ultra-low-power convolutional -neural—Network face-recognition processor and a CIS integrated with always-on Haar-like face detector","author":"bong","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","first-page":"490","article-title":"A 42 pJ\/decision 3.12 TOPS\/W robust in-memory machine learning classifier with on-chip training","author":"gonugondla","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref6","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref29","first-page":"1","article-title":"A 28 nm 256 kb 6T-SRAM with 280 mV improvement in VMINusing a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870352"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref7","first-page":"260t","article-title":"A 462 GOPs\/J RRAM-based nonvolatile intelligent processor for energy harvesting IoE system featuring nonvolatile logics and processing-in-memory","author":"su","year":"2017","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418005"},{"key":"ref1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref25","article-title":"Xcel-RAM: Accelerating binary neural networks in high-throughput SRAM compute arrays","author":"agrawal","year":"2018","journal-title":"arXiv 1807 00343"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8883027\/08787897.pdf?arnumber=8787897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:56:09Z","timestamp":1657745769000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8787897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":35,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2928043","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11]]}}}