{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:22:37Z","timestamp":1781972557968,"version":"3.54.5"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704136"],"award-info":[{"award-number":["61704136"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2018M631163"],"award-info":[{"award-number":["2018M631163"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shaanxi Postdoctoral Research Project Foundation","award":["2017BSHEDZZ29"],"award-info":[{"award-number":["2017BSHEDZZ29"]}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tcsi.2019.2928682","type":"journal-article","created":{"date-parts":[[2019,7,29]],"date-time":"2019-07-29T23:26:56Z","timestamp":1564442816000},"page":"3480-3493","source":"Crossref","is-referenced-by-count":40,"title":["WRA: A 2.2-to-6.3 TOPS Highly Unified Dynamically Reconfigurable Accelerator Using a Novel Winograd Decomposition Algorithm for Convolutional Neural Networks"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8221-7670","authenticated-orcid":false,"given":"Chen","family":"Yang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yizhou","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoli","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4002-9281","authenticated-orcid":false,"given":"Li","family":"Geng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","author":"zhang","year":"0","journal-title":"Face Recognition with Hybrid Efficient Convolution Algorithms on FPGAs"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897701"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881913"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759297"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502438"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2728814"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref35","year":"2019","journal-title":"How Does IM2COL Function Work in the Caffe"},{"key":"ref34","first-page":"37","article-title":"An ultra-high energy-efficient reconfigurable processor for deep neural networks with binary\/ternary weights in 28 nm CMOS","author":"yin","year":"2018","journal-title":"Proc IEEE VLSI"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293933"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.435"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"ref14","first-page":"238","article-title":"A 2.9TOPS\/W deep convolutional neural network SoC in FD-SOI 28 nm for intelligent embedded systems","author":"desoli","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref16","first-page":"242","article-title":"A 28 nm SoC with a 1.2 GHz 568 nJ\/prediction sparse deep-neural-network engine with >0.1 timing error rate tolerance for IoT applications","author":"whatmough","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","first-page":"130","article-title":"An 11.5 TOPS\/W 1024-MAC butterfly structure dual-core sparsity aware neural processing unit in 8 nm flagship mobile SoC","author":"song","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2767204"},{"key":"ref28","first-page":"107","article-title":"F-CNN: An FPGA-based framework for training convolutional neural network","author":"zhao","year":"2016","journal-title":"Proc IEEE ASAP"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-013-0620-5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2016.2555936"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206831"},{"key":"ref6","first-page":"3378","article-title":"Semantic segmentation using regions and parts","author":"malik","year":"2012","journal-title":"Proc IEEE CVPR"},{"key":"ref29","first-page":"207","article-title":"An FPGA-based processor for training convolutional neural networks","author":"liu","year":"2018","journal-title":"Proc IEEE FPT"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.81"},{"key":"ref8","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.178"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/WACV.2016.7477450"},{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"ref45","year":"2019","journal-title":"SNAP Framework Hardware and Software"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.64"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2757036"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174959"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/3DV.2016.32"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2865896"},{"key":"ref44","article-title":"ShuffleNet: An extremely efficient convolutional neural network for mobile devices","author":"zhang","year":"2017","journal-title":"arXiv 1707 01083"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2690919"},{"key":"ref43","article-title":"MobileNets: Efficient convolutional neural networksfor mobile vision applications","author":"howard","year":"2017","journal-title":"arXiv 1704 04861"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2806085"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8818466\/08778753.pdf?arnumber=8778753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:52:17Z","timestamp":1657745537000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8778753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":45,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2928682","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}