{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:33:56Z","timestamp":1771518836504,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100003151","name":"Fonds de Recherche du Qu\u00e9bec - Nature et Technologies","doi-asserted-by":"publisher","award":["208736"],"award-info":[{"award-number":["208736"]}],"id":[{"id":"10.13039\/501100003151","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["CRDPJ 505827-16"],"award-info":[{"award-number":["CRDPJ 505827-16"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["CGSD2-518889"],"award-info":[{"award-number":["CGSD2-518889"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tcsi.2019.2943569","type":"journal-article","created":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T19:56:05Z","timestamp":1571774165000},"page":"284-297","source":"Crossref","is-referenced-by-count":27,"title":["Statistical BER Analysis of Wireline Links With Non-Binary Linear Block Codes Subject to DFE Error Propagation"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2739-7496","authenticated-orcid":false,"given":"Ming","family":"Yang","sequence":"first","affiliation":[]},{"given":"Shayan","family":"Shahramian","sequence":"additional","affiliation":[]},{"given":"Hossein","family":"Shakiba","sequence":"additional","affiliation":[]},{"given":"Henry","family":"Wong","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7180-0396","authenticated-orcid":false,"given":"Peter","family":"Krotnev","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-7516","authenticated-orcid":false,"given":"Anthony Chan","family":"Carusone","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1986.1057212"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/S0005-1098(01)00282-5"},{"key":"ref31","author":"bertsekas","year":"1996","journal-title":"Neuro-Dynamic Programming"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1137\/1031050"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662322"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1963.tb00955.x"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015043"},{"key":"ref12","author":"szczepanek","year":"2019","journal-title":"10GBASE-KR FEC Tutorial"},{"key":"ref13","year":"2011"},{"key":"ref14","year":"2014"},{"key":"ref15","first-page":"1","article-title":"A Flexible and efficient bit error rate simulation method for high-speed differential link analysis using time-domain interpolation and superposition","author":"xiao","year":"2008","journal-title":"Proc IEEE Int Symp Electromagn Compat"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2009.5426027"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1974.1092338"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2528041"},{"key":"ref19","first-page":"102","article-title":"A 112Gb\/s PAM-4 transmitter with 3-Tap FFE in 10nm CMOS","author":"kim","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","author":"kemeny","year":"1976","journal-title":"Finite Markov Chains"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.15.0114.0306"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1987.1096682"},{"key":"ref3","first-page":"1","year":"2014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162465"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.2307\/3214403"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2018.2853080"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.923388"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249467"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2015.2450537"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1960.tb03959.x"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074674"},{"key":"ref20","first-page":"62","article-title":"A 40\/50\/100Gb\/s PAM-4 Ethernet transceiver in 28nm CMOS","author":"gopalakrishnan","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","first-page":"114","article-title":"A 32Gb\/s 133mW PAM-4 transceiver with DFE based on adaptive clock phase and threshold voltage in 65nm CMOS","author":"tang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310207"},{"key":"ref24","article-title":"Improved engineering analysis in FEC system gain for 56G PAM4 applications","author":"dong","year":"2018","journal-title":"Proc DesignCon"},{"key":"ref23","year":"2014"},{"key":"ref26","author":"leon-garcia","year":"2007","journal-title":"Probability Statistics and Random Processes for Electrical Engineering"},{"key":"ref25","first-page":"120","article-title":"6.5 A 400Gb\/s transceiver for PAM-4 optical direct-detect application in 16nm FinFET","author":"loi","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8952842\/08879603.pdf?arnumber=8879603","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T20:00:44Z","timestamp":1639771244000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8879603\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2943569","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}