{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T23:41:50Z","timestamp":1769125310268,"version":"3.49.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Wolfgang Gentner Programme of the German Federal Ministry of Education and Research","award":["05E15CHA"],"award-info":[{"award-number":["05E15CHA"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcsi.2019.2944791","type":"journal-article","created":{"date-parts":[[2019,10,18]],"date-time":"2019-10-18T20:01:53Z","timestamp":1571428913000},"page":"1438-1446","source":"Crossref","is-referenced-by-count":17,"title":["A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit With High Speed Feed Forward Correction in 65 nm CMOS"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6949-4318","authenticated-orcid":false,"given":"Stefan","family":"Biereigel","sequence":"first","affiliation":[]},{"given":"Szymon","family":"Kulis","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Leitao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6987-1168","authenticated-orcid":false,"given":"Rui","family":"Francisco","sequence":"additional","affiliation":[]},{"given":"Paulo","family":"Moreira","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1790-2428","authenticated-orcid":false,"given":"Paul","family":"Leroux","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7303-985X","authenticated-orcid":false,"given":"Jeffrey","family":"Prinzie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"176","article-title":"An integral path self-calibration scheme for a 20.1&#x2013;26.7 GHz dual-loop PLL in 32 nm SOI CMOS","author":"ferriss","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8040432"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2018.8539806"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2769709"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859947"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844191"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2017.8696227"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860739"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910866"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2616919"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2812806"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429714"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2764501"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839172"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.886044"},{"key":"ref9","first-page":"185","article-title":"A 10 to 11.5 GHz rotational phase and frequency detector for clock recovery circuit","author":"chen","year":"2011","journal-title":"Proc IEEE Int Symp Circuits Syst"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9080045\/08876883.pdf?arnumber=8876883","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:50:37Z","timestamp":1651078237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8876883\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":16,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2944791","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}