{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:39:11Z","timestamp":1764225551768,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["DFG 269885131"],"award-info":[{"award-number":["DFG 269885131"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tcsi.2019.2945086","type":"journal-article","created":{"date-parts":[[2019,10,15]],"date-time":"2019-10-15T22:09:23Z","timestamp":1571177363000},"page":"1158-1168","source":"Crossref","is-referenced-by-count":13,"title":["Low-Power All-Digital Multiphase DLL Design Using a Scalable Phase-to-Digital Converter"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7731-9859","authenticated-orcid":false,"given":"Nico","family":"Angeli","sequence":"first","affiliation":[]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387472"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2715899"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2688369"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028919"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351118"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243808"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693477"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757506"},{"key":"ref18","first-page":"1","article-title":"FPGA based phase detector for high-speed clocks with pico-seconds resolution","author":"hidv\u00e9gi","year":"2013","journal-title":"Proc Nucl Sci Symp Med Imag Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265895"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858375"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291052"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.1291"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-017-0984-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20081833"},{"key":"ref2","first-page":"411","article-title":"0.11-2.5 GHz all-digital DLL for mobile memory interface with phase sampling window adaptation to reduce jitter accumulation","volume":"17","author":"chae","year":"2017","journal-title":"J Semicond Technol Sci"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014199"},{"key":"ref9","first-page":"158c","article-title":"A 1.3-mw, 1.6-GHZ digital delay-locked loop with two-cycle locking time and dither-free tracking","author":"kim","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref20","first-page":"52","article-title":"A 12-Gb\/s transceiver in 32-nm bulk CMOS","author":"joshi","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617948"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185369"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9049235\/08869924.pdf?arnumber=8869924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:48:34Z","timestamp":1651078114000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8869924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":24,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2945086","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}