{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:43:00Z","timestamp":1780674180214,"version":"3.54.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704005"],"award-info":[{"award-number":["61704005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"International Collaboration Project","award":["B16001"],"award-info":[{"award-number":["B16001"]}]},{"name":"National Key Technology Program of China","award":["2017ZX01032101"],"award-info":[{"award-number":["2017ZX01032101"]}]},{"DOI":"10.13039\/501100009592","name":"Beijing Municipal Science and Technology Commission","doi-asserted-by":"publisher","award":["Z161100000216149"],"award-info":[{"award-number":["Z161100000216149"]}],"id":[{"id":"10.13039\/501100009592","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["CARCH201602"],"award-info":[{"award-number":["CARCH201602"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/tcsi.2019.2947242","type":"journal-article","created":{"date-parts":[[2019,11,15]],"date-time":"2019-11-15T21:04:37Z","timestamp":1573851877000},"page":"108-120","source":"Crossref","is-referenced-by-count":11,"title":["Bulkyflip: A NAND-SPIN-Based Last-Level Cache With Bandwidth-Oriented Write Management Policy"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9972-0478","authenticated-orcid":false,"given":"Bi","family":"Wu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8088-0404","authenticated-orcid":false,"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6636-9738","authenticated-orcid":false,"given":"Xiaobo Sharon","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pengcheng","family":"Dai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2999-7903","authenticated-orcid":false,"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5172-4736","authenticated-orcid":false,"given":"Ying","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8424-7040","authenticated-orcid":false,"given":"Jianlei","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuanqing","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dijun","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1038\/nature10309"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref32","year":"2012","journal-title":"Manuel of Design Kit for CMOS 40 nm"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744908"},{"key":"ref30","first-page":"1313","article-title":"Asymmetry of MTJ switching and its implication to STT-RAM designs","author":"zhang","year":"2012","journal-title":"Proc IEEE Des Autom Test Europe Conf Exhib (DATE)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.actamat.2012.10.036"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/2934685","article-title":"Yield, area, and energy optimization in STT-MRAMs using failure-aware ECC","volume":"13","author":"pajouhi","year":"2017","journal-title":"ACM J Emerg Technol Comput Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2608910"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927047"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2780522"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/6\/065001"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351767"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2329233"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2795039"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310393"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2014.8"},{"key":"ref18","first-page":"65001","article-title":"Spin-orbit torque magnetization switching of a three-terminal perpendicular magnetic tunnel junction","volume":"48","author":"cubukcu","year":"2015","journal-title":"Apply Phys Lett"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2578959"},{"key":"ref28","author":"bienia","year":"2011","journal-title":"Benchmarking Modern Multiprocessors"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"},{"key":"ref27","year":"2007","journal-title":"Standard Performance Evaluation Corporation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865703"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875439"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194624"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483060"},{"key":"ref2","first-page":"2","article-title":"Era of multi-core processors","volume":"2","author":"jagtap","year":"2009","journal-title":"Power"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742969"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2665543"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654640"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00068"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858416"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.11.015"},{"key":"ref24","year":"2004","journal-title":"SPECTRE circuit simulator"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2591578"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1994.331913"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783387"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref43","first-page":"329","article-title":"Multi retention level STT-RAM cache designs with a dynamic refresh scheme","author":"sun","year":"2017","journal-title":"Proc IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8952842\/08902195.pdf?arnumber=8902195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:48:31Z","timestamp":1651078111000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8902195\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":48,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2947242","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}