{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T12:13:54Z","timestamp":1768479234602,"version":"3.49.0"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key R&D Program of China","award":["2018YFB2202800"],"award-info":[{"award-number":["2018YFB2202800"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61904028"],"award-info":[{"award-number":["61904028"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcsi.2019.2960028","type":"journal-article","created":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T21:09:58Z","timestamp":1578517798000},"page":"1602-1614","source":"Crossref","is-referenced-by-count":37,"title":["A Self-Timed Voltage-Mode Sensing Scheme With Successive Sensing and Checking for STT-MRAM"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7327-6759","authenticated-orcid":false,"given":"Yongliang","family":"Zhou","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9794-8049","authenticated-orcid":false,"given":"Hao","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Menglin","family":"Han","sequence":"additional","affiliation":[]},{"given":"Mingyue","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Shi","family":"Xu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0894-1054","authenticated-orcid":false,"given":"Bo","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8088-0404","authenticated-orcid":false,"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8379-0321","authenticated-orcid":false,"given":"Jun","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2885574"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239116"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547681"},{"key":"ref31","author":"wang","year":"2016","journal-title":"et al SPICE Models for Magnetic Tunnel Junctions Composed of Ferromagnetic Layers With Perpendicular Magnetic Anisotropy (PMA)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2424972"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2018.298"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2582203"},{"key":"ref34","first-page":"296","article-title":"A 45 nm 1 Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2608910"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2764520"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2762431"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2749522"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2808140"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2606438"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2427931"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818145"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170778"},{"key":"ref19","first-page":"424","article-title":"A 45 nm self-aligned-contact process 1 Gb NOR flash with 5 MB\/s program speed","author":"javanifard","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2766150"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2019.2905523"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220458"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523240"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref29","first-page":"482","article-title":"A 28 nm 32Kb embedded 2T2MTJ STT-MRAM macro with 1.3 ns read-access time for fast and reliable read applications","author":"yang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362853"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2235013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2621344"},{"key":"ref1","first-page":"1","article-title":"A 3.3ns-access-time \n$71.2~\\mu\\text{W}$\n\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","first-page":"216","article-title":"Time-differential sense amplifier for sub-80 mV bitline voltage embedded STT-MRAM in 40 nm CMOS","author":"jefremow","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2878012"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2533438"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2854277"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9080045\/08952885.pdf?arnumber=8952885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:50:36Z","timestamp":1651078236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8952885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2019.2960028","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}