{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:39:09Z","timestamp":1772642349837,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation (NRF) of Korea","doi-asserted-by":"publisher","award":["2018R1A4A1025679"],"award-info":[{"award-number":["2018R1A4A1025679"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010418","name":"Institute for Information and Communications Technology Promotion (IITP) of Korea","doi-asserted-by":"publisher","award":["2019001394"],"award-info":[{"award-number":["2019001394"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics-POSTECH Industry-Academia Cooperative Research Center and Samsung Electronics-POSTECH Cluster Research Center funded by Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tcsi.2020.2969472","type":"journal-article","created":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T21:18:56Z","timestamp":1580851136000},"page":"2114-2127","source":"Crossref","is-referenced-by-count":8,"title":["A 7.8 Gb\/s\/pin, 1.96 pJ\/b Transceiver With Phase-Difference-Modulation Signaling for Highly Reflective Interconnects"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4340-3312","authenticated-orcid":false,"given":"Sooeun","family":"Lee","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1742-6713","authenticated-orcid":false,"given":"Jaeyoung","family":"Seo","sequence":"additional","affiliation":[]},{"given":"Kyunghyun","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Jaehyun","family":"Ko","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1814-6211","authenticated-orcid":false,"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8144-9165","authenticated-orcid":false,"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1528-6235","authenticated-orcid":false,"given":"Byungsub","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"54","article-title":"3.2 multi-standard 185fsrms 0.3-to-28Gb\/s 40 dB backplane signal conditioner with adaptive pattern-match 36-Tap DFE and data-rate-adjustment PLL in 28 nm CMOS","author":"kawamoto","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330580"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168871"},{"key":"ref14","first-page":"112","article-title":"A 4.9pJ\/b 16-to-64Gb\/s PAM-4 VSR transceiver in 28 nm FDSOI CMOS","author":"depaoli","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"110","article-title":"6.1 A 56Gb\/s PAM-4\/NRZ transceiver in 40 nm CMOS","author":"peng","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310289"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327275"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.3.410"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2483904"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2409297"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2628049"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"992","DOI":"10.1109\/JSSC.2015.2504410","article-title":"A \n$4\\times9$\nGb\/s 1pJ\/b hybrid NRZ\/multi-tone I\/O with crosstalk and ISI reduction for dense interconnects","volume":"51","author":"gharibdoust","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2763199"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2613068"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2285894"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2675923"},{"key":"ref1","first-page":"494","article-title":"A 4.8 Gb\/s impedance-matched bidirectional multi-drop transceiver for high-capacity memory interface","author":"shin","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2468575"},{"key":"ref22","first-page":"262","article-title":"A 95fJ\/b current-mode transceiver for 10mm on-chip interconnect","author":"lee","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"},{"key":"ref24","first-page":"242","article-title":"A 1.3 \n$\\mu\\text{W}$\n 0.6 V 8.7-ENOB successive approximation ADC in a 0.18 \n$\\mu\\text{m}$\n CMOS","author":"lee","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref23","first-page":"246","article-title":"A 9.4-ENOB 1 V 3.8 \n$\\mu\\text{W}$\n 100kS\/s SAR ADC with time-domain comparator","author":"agnes","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2955389"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047458"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9076766\/08981939.pdf?arnumber=8981939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:49:41Z","timestamp":1651078181000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8981939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2969472","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}