{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:31:51Z","timestamp":1772645511352,"version":"3.50.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["14\/RP\/I2921"],"award-info":[{"award-number":["14\/RP\/I2921"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Marie Sklodowska-Curie Actions","award":["747585"],"award-info":[{"award-number":["747585"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tcsi.2020.2969804","type":"journal-article","created":{"date-parts":[[2020,2,6]],"date-time":"2020-02-06T21:36:26Z","timestamp":1581024986000},"page":"1789-1802","source":"Crossref","is-referenced-by-count":29,"title":["A 0.36-V 5-MS\/s Time-Mode Flash ADC With Dickson-Charge-Pump-Based Comparators in 28-nm CMOS"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8028-3757","authenticated-orcid":false,"given":"Ali","family":"Esmailiyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6093-8269","authenticated-orcid":false,"given":"Filippo","family":"Schembari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2469132"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2022208"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/JSSC.2015.2492781","article-title":"A 2.02 - 5.16 fJ\/conversion Step 10 bit hybrid coarse-fine SAR ADC with time-domain quantizer in 90 nm CMOS","volume":"51","author":"chen","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2862880"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820147"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IranianCEE.2017.7985464"},{"key":"ref37","first-page":"1","article-title":"A 0.073-mm2 10-GS\/s 6-bit time-domain folding ADC in 65-nm CMOS with inherent DEM","author":"zhu","year":"2015","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2843337"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2889422"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2415472"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2558487"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162186"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237672"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757482"},{"key":"ref13","first-page":"1","article-title":"A 5GS\/s 4-bit time-based single-channel CMOS ADC for radio astronomy","author":"macpherson","year":"2013","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref14","first-page":"1","article-title":"An 8.5 MHz 67.2 dB SNDR CTDSM with ELD compensation embedded twin-T SAB and circular TDC-based quantizer in 90 nm CMOS","author":"weng","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref15","first-page":"1","article-title":"A 0.4 V 2.02fJ\/conversion-step 10-bit hybrid SAR ADC with time-domain quantizer in 90 nm CMOS","author":"chen","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010144"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231330"},{"key":"ref18","first-page":"96c","article-title":"A 70MS\/s 69.3dB SNDR 38.2fJ\/conversion-step time-based pipelined ADC","author":"oh","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2730600"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2868241"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310273"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2656138"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2009.2013224"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2708763"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2241799"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/0964-1726\/25\/12\/125014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2546907"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2487270"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2050945"},{"key":"ref1","first-page":"196","article-title":"A 0.85fJ\/conversion-step 10b 200kS\/s subranging SAR ADC in 40 nm CMOS","author":"tai","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852042"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2349571"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158259"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2939740"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240254"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/4.663564"},{"key":"ref23","first-page":"1","article-title":"A 0.8 V 10b 80kS\/s SAR ADC with duty-cycled reference generation","author":"liu","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2613505"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2605139"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9076766\/08985311.pdf?arnumber=8985311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:56:32Z","timestamp":1642002992000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8985311\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":42,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2969804","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}