{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,11]],"date-time":"2026-01-11T01:18:45Z","timestamp":1768094325947,"version":"3.49.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation Grant through the Korean Government","doi-asserted-by":"publisher","award":["2018R1A4A1025679"],"award-info":[{"award-number":["2018R1A4A1025679"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation Grant through the Korean Government","doi-asserted-by":"publisher","award":["2019R1F1A1060767"],"award-info":[{"award-number":["2019R1F1A1060767"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tcsi.2020.2976806","type":"journal-article","created":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T22:34:36Z","timestamp":1583534076000},"page":"2103-2113","source":"Crossref","is-referenced-by-count":8,"title":["Low-Latency Unfolded-KES Architecture for Emerging Storage Class Memories"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7723-0419","authenticated-orcid":false,"given":"Seungsik","family":"Moon","sequence":"first","affiliation":[]},{"given":"Jeongwon","family":"Choe","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2467-8276","authenticated-orcid":false,"given":"Youngjoo","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488939"},{"key":"ref31","author":"lin","year":"2001","journal-title":"Error Control Coding"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2777802"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2482958"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288202"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2596777"},{"key":"ref14","first-page":"85","article-title":"A 3 Gb\/s 2.08 mm2 100b error-correcting BCH decoder in 0.13 \n$\\mu\\text{m}$\n CMOS process","author":"lee","year":"2013","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2815640"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2861012"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2922983"},{"key":"ref18","author":"parhi","year":"2007","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2614309"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2017.42"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2875311"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746286"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E99.C.293"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603698"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2840350"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/5264724"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2779139"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MST.2016.16"},{"key":"ref2","first-page":"270","article-title":"A 45nm 1Gb 1.8 V phase-change memory","author":"villa","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"1","article-title":"A 3.3ns-access-time \n$71.2~\\mu\\text{W}$\n\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351715"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2851141"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2208678"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2877147"},{"key":"ref24","article-title":"Basic performance measurements of the Intel Optane DC persistent memory module","author":"izraelevitz","year":"2019","journal-title":"arXiv 1903 05714"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/800135.804401"},{"key":"ref26","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc 11th USENIX Conf File Storage Technol"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2815008"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9076766\/09027117.pdf?arnumber=9027117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:49:32Z","timestamp":1651078172000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9027117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2976806","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}