{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T18:07:06Z","timestamp":1774721226104,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61934002"],"award-info":[{"award-number":["61934002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61525401"],"award-info":[{"award-number":["61525401"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61751401"],"award-info":[{"award-number":["61751401"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/tcsi.2020.2983185","type":"journal-article","created":{"date-parts":[[2020,4,8]],"date-time":"2020-04-08T21:20:40Z","timestamp":1586380840000},"page":"2672-2684","source":"Crossref","is-referenced-by-count":103,"title":["VPQC: A Domain-Specific Vector Processor for Post-Quantum Cryptography Based on RISC-V Architecture"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4860-2986","authenticated-orcid":false,"given":"Guozhu","family":"Xin","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5245-0754","authenticated-orcid":false,"given":"Jun","family":"Han","sequence":"additional","affiliation":[]},{"given":"Tianyu","family":"Yin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5992-4158","authenticated-orcid":false,"given":"Yuchao","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Jianwei","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0314-0178","authenticated-orcid":false,"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","first-page":"47","article-title":"NIST post-quantum cryptography—A hardware evaluation study","author":"basu","year":"2019","journal-title":"Proc IACR Cryptol ePrint Arch"},{"key":"ref33","first-page":"175","article-title":"Comparison of three modular reduction functions","author":"bosselaers","year":"1993","journal-title":"Proc Annu Int Cryptol Conf"},{"key":"ref32","year":"2020","journal-title":"Post-Quantum Cryptography Round 2 Submissions"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-63715-0_16"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-47560-8_12"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063109"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-23696-0_11"},{"key":"ref35","year":"2019","journal-title":"SCR1 RISC-V Core"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.78"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33481-8_8"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605630"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2019.2903082"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2697841"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2350431"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715173"},{"key":"ref16","first-page":"1","article-title":"LEIA: A 2.05 mm2 140 mW lattice encryption instruction accelerator in 40 nm CMOS","author":"song","year":"2018","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"17","DOI":"10.46586\/tches.v2019.i4.17-61","article-title":"Sapphire: A configurable crypto-processor for post-quantum lattice-based protocols","author":"banerjee","year":"2019","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38616-9_5"},{"key":"ref19","author":"kannwischer","year":"2020","journal-title":"pqm4 - post-quantum crypto library for the ARM Cortex-M4"},{"key":"ref28","first-page":"608","article-title":"Domain-specific accelerators for ideal lattice-based public key protocols","volume":"2018","author":"nejatollahi","year":"2018","journal-title":"IACR Cryptology ePrint"},{"key":"ref4","author":"schwabe","year":"2020","journal-title":"Crystals-Kyber-Algorithm Specifications and Supporting Documentation"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IWASI.2019.8791343"},{"key":"ref3","author":"poppelmann","year":"2020","journal-title":"Algorithm Specification and Supporting Documentation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13190-5_1"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.FIPS.202"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918335"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2883966"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1666-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_21"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539795293172"},{"key":"ref20","article-title":"Design of the RISC-V instruction set architecture","author":"waterman","year":"2016"},{"key":"ref22","first-page":"14","article-title":"Post-quantum key exchange for the Internet and the open quantum safe project","author":"stebila","year":"2016","journal-title":"Proc Int Conf Sel Areas Cryptogr"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38348-9_3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44618-9_22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3292548"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-014-9938-4"},{"key":"ref25","author":"lu","year":"2020","journal-title":"Algorithm Specification and Supporting Documentation"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9149959\/09061149.pdf?arnumber=9061149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:50:48Z","timestamp":1651078248000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9061149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2983185","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8]]}}}