{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T09:38:40Z","timestamp":1774690720831,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"Software and Hardware Foundations Program of the U.S. National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/tcsi.2020.2986350","type":"journal-article","created":{"date-parts":[[2020,4,29]],"date-time":"2020-04-29T20:56:21Z","timestamp":1588193781000},"page":"3056-3069","source":"Crossref","is-referenced-by-count":7,"title":["O\u2074-DNN: A Hybrid DSP-LUT-Based Processing Unit With Operation Packing and Out-of-Order Execution for Efficient Realization of Convolutional Neural Networks on FPGA Devices"],"prefix":"10.1109","volume":"67","author":[{"given":"Pouya","family":"Haghi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7098-6440","authenticated-orcid":false,"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8614-2007","authenticated-orcid":false,"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2677-7307","authenticated-orcid":false,"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00014"},{"key":"ref10","article-title":"8-Bit approximations for parallelism in deep learning","author":"dettmers","year":"2016","journal-title":"Proc of the Int Conf on Learning Representations (ICLR)"},{"key":"ref11","article-title":"Hardware-oriented approximation of convolutional neural networks","author":"gysel","year":"2016","journal-title":"Proc Int Conf Learn"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref14","article-title":"Deep compression: Compressing deep neural network with pruning, trained quantization and Huffman coding","author":"han","year":"2016","journal-title":"Proc of the Int Conf on Learning Representations (ICLR)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00062"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.43"},{"key":"ref17","article-title":"DNN dataflow choice is overrated","author":"yang","year":"2018","journal-title":"arXiv 1809 04070"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"ref19","article-title":"Training deep neural networks with low precision multiplications","author":"courbariaux","year":"2014","journal-title":"Arxiv 1412 7024"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3242898"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7299170"},{"key":"ref6","author":"fu","year":"2018","journal-title":"8-Bit Dot-Product Acceleration"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2824280"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297303"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056863"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2205597"},{"key":"ref9","first-page":"73","article-title":"Exploration of low numeric precision deep learning inference using Intel FPGAs","author":"colangelo","year":"2018","journal-title":"Proc IEEE 26th Annu Int Symp Field-Program Custom Comput Mach (FCCM)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref22","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref21","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc 25th Int Conf Neural Inf Process Syst"},{"key":"ref24","year":"2018","journal-title":"7 Series DSP48E1 Slice User Guide"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref26","author":"abadi","year":"2015","journal-title":"TensorFlow Large-Scale Machine Learning on Heterogeneous Systems"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/8919\/9179072\/9082143-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9179072\/09082143.pdf?arnumber=9082143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:50:11Z","timestamp":1651078211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9082143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":30,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2986350","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9]]}}}