{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:33:55Z","timestamp":1771518835326,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Future Semiconductor Device Technology Development Program through the Ministry of Trade, Industry and Energy (MOTIE) and the Korea Semiconductor Research Consortium","doi-asserted-by":"publisher","award":["10080570"],"award-info":[{"award-number":["10080570"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/tcsi.2020.2987052","type":"journal-article","created":{"date-parts":[[2020,4,23]],"date-time":"2020-04-23T20:04:47Z","timestamp":1587672287000},"page":"2972-2983","source":"Crossref","is-referenced-by-count":18,"title":["Data-Dependent Selection of Amplitude and Phase Equalization in a Quarter-Rate Transmitter for Memory Interfaces"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0472-0542","authenticated-orcid":false,"given":"Yong-Un","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9107-2963","authenticated-orcid":false,"given":"Suhwan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2262186"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2919623"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2628770"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317142"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2879020"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859808"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2808603"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2858810"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310255"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4290"},{"key":"ref3","first-page":"380","article-title":"23.2 a 1.1 V 1ynm 6.4Gb\/s\/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL, high-speed SerDes and RX\/TX equalization scheme","author":"kim","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279057"},{"key":"ref5","first-page":"206","article-title":"A 20-Gb\/s, 0.66-pJ\/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45nm SOI CMOS","author":"proesel","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310291"},{"key":"ref7","first-page":"488","article-title":"29.4 a 16Gb\/s 3.6pJ\/b wireline transceiver with phase domain equalization scheme: Integrated pulse width modulation (iPWM) in 65nm CMOS","author":"ramachandran","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"208","article-title":"A 1.2 V 64Gb 341GB\/S HBM2 stacked DRAM with spiral point-to-point TSV structure and improved bank group data control","author":"cho","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2204117"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.1291"},{"key":"ref20","year":"2020","journal-title":"JEDEC Solid State Technology Association DDR4 SDRAM Standard"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2829725"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2819430"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746672"},{"key":"ref23","year":"2017","journal-title":"JEDEC Solid State Technology Association GDDR6 SGRAM Standard"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2645698"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870425"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9179072\/09076611.pdf?arnumber=9076611","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:50:11Z","timestamp":1651078211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9076611\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":27,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2987052","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9]]}}}