{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:32:17Z","timestamp":1772206337313,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000006","name":"U.S. Office of Naval Research (ONR) through KIT","doi-asserted-by":"publisher","award":["N00014-18-1-2672"],"award-info":[{"award-number":["N00014-18-1-2672"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Swarnajayanti Fellowship Scheme of Department of Science and Technology through IITK"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/tcsi.2020.2990672","type":"journal-article","created":{"date-parts":[[2020,5,12]],"date-time":"2020-05-12T00:08:39Z","timestamp":1589242119000},"page":"3127-3137","source":"Crossref","is-referenced-by-count":58,"title":["Impact of Variability on Processor Performance in Negative Capacitance FinFET Technology"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2094-858X","authenticated-orcid":false,"given":"Girish","family":"Pahwa","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4677-3757","authenticated-orcid":false,"given":"Amol D.","family":"Gaidhane","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0795-4598","authenticated-orcid":false,"given":"Chetan K.","family":"Dabhi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0148-0523","authenticated-orcid":false,"given":"Florian","family":"Klemme","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1219-2700","authenticated-orcid":false,"given":"Om","family":"Prakash","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3356-8917","authenticated-orcid":false,"given":"Yogesh Singh","family":"Chauhan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"2019","journal-title":"RISC-V"},{"key":"ref32","year":"2019","journal-title":"PULP Platform"},{"key":"ref31","year":"2019","journal-title":"Cadence EDA Software"},{"key":"ref30","year":"2019","journal-title":"Synopsys EDA Software"},{"key":"ref10","first-page":"1","article-title":"14nm ferroelectric FinFET technology with steep subthreshold slope for ultra low power applications","author":"krivokapic","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2731343"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2916494"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2770158"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614704"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2907994"},{"key":"ref16","author":"chauhan","year":"2015","journal-title":"FinFET Modeling for IC Simulation and Design"},{"key":"ref17","first-page":"3","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a $0.0588~\\mu\\text{m}^{2}$\n SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2875813"},{"key":"ref19","year":"2018","journal-title":"BSIM-CMG Technical Manual"},{"key":"ref28","year":"2019","journal-title":"Synopsys EDA Software SiliconSmart"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870916"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2063191"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640179"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317880"},{"key":"ref29","year":"2019","journal-title":"Silvaco EDA Software Open-Source Standard Cell Libraries"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009170"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131606"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1021\/nl302049k"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.18"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201103119"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1080\/14786444908561372"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0854-z"},{"key":"ref21","first-page":"31.6.1","article-title":"Demonstration of high-speed hysteresis-free negative capacitance in ferroelectric Hf0.5Zr0.5O2","author":"hoffmann","year":"2018","journal-title":"IEDM Tech Dig"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2892186"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2870519"},{"key":"ref26","year":"2019","journal-title":"HSPICE"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2712365"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9179072\/09090811.pdf?arnumber=9090811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:50:24Z","timestamp":1651078224000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9090811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":33,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2990672","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9]]}}}