{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:26:30Z","timestamp":1780356390719,"version":"3.54.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Nano Material Technology Development Program","doi-asserted-by":"publisher","award":["2016M3A7B4909943"],"award-info":[{"award-number":["2016M3A7B4909943"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Creative Materials Discovery Program","doi-asserted-by":"publisher","award":["2017M3D1A1040834"],"award-info":[{"award-number":["2017M3D1A1040834"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Multi-Value Logic Device Integration Process and Architecture Platform Research through the National Research Foundation of Korea (NRF) funded by the Ministry of Science and ICT","doi-asserted-by":"publisher","award":["2019M3F3A1A01074453"],"award-info":[{"award-number":["2019M3F3A1A01074453"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/tcsi.2020.2990748","type":"journal-article","created":{"date-parts":[[2020,5,7]],"date-time":"2020-05-07T20:01:36Z","timestamp":1588881696000},"page":"3138-3151","source":"Crossref","is-referenced-by-count":122,"title":["A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8240-5658","authenticated-orcid":false,"given":"Sunmean","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4141-6411","authenticated-orcid":false,"given":"Sung-Yun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1932-0763","authenticated-orcid":false,"given":"Sunghye","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0124-5520","authenticated-orcid":false,"given":"Kyung Rok","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3015-1806","authenticated-orcid":false,"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2013.39"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.2307\/2308219"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0340"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MicroCom.2016.7522453"},{"key":"ref34","year":"2020","journal-title":"The Program of Low-Power Ternary Logic Synthesizer"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/2.48"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-2.1990.0005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.842068"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2017.52"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2874055"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201808265"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-019-09998-x"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2019.00015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0272-8"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052354"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2019.00035"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2838258"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724540"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/363603a0"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-79779-8","author":"miller","year":"2008","journal-title":"Multiple Valued Logic Concepts and Representations"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0213"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2528041"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1126\/science.1060928"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676392"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/35023223"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2928251"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909030"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236063"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2036845"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909043"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297369"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2686446"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9179072\/09089220.pdf?arnumber=9089220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,23]],"date-time":"2022-10-23T07:56:35Z","timestamp":1666511795000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9089220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2990748","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9]]}}}