{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T02:17:59Z","timestamp":1768616279568,"version":"3.49.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of Chongqing, China","doi-asserted-by":"publisher","award":["cstc2019jcyjzdxmX0014"],"award-info":[{"award-number":["cstc2019jcyjzdxmX0014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities Project","doi-asserted-by":"publisher","award":["2019CDJGFWDZ002"],"award-info":[{"award-number":["2019CDJGFWDZ002"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Foundation of Chongqing Science and Technology Bureau","award":["cstc2018jszx-cyztzxX0049"],"award-info":[{"award-number":["cstc2018jszx-cyztzxX0049"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcsi.2020.2991253","type":"journal-article","created":{"date-parts":[[2020,5,15]],"date-time":"2020-05-15T23:29:24Z","timestamp":1589585364000},"page":"3378-3388","source":"Crossref","is-referenced-by-count":14,"title":["A 5\u201313.5 Gb\/s Multistandard Receiver With High Jitter Tolerance Digital CDR in 40-nm CMOS Process"],"prefix":"10.1109","volume":"67","author":[{"given":"Zhou","family":"Shu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2520-8997","authenticated-orcid":false,"given":"Shalin","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Zhipeng","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5422-653X","authenticated-orcid":false,"given":"Peng","family":"Yin","sequence":"additional","affiliation":[]},{"given":"Jiandong","family":"Zang","sequence":"additional","affiliation":[]},{"given":"Dongbing","family":"Fu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2453-4878","authenticated-orcid":false,"given":"Fang","family":"Tang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4984-6093","authenticated-orcid":false,"given":"Amine","family":"Bermak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369494"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776307"},{"key":"ref31","first-page":"1","article-title":"A 2.5-8Gb\/s transceiver with 5-tap DFE and second order CDR against 28-inch channel and 5000 ppm SSC in 40 nm CMOS technology","author":"chen","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845563"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512713"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2184378"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283675"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005535"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594077"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2839038"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778286"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055346"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2344008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2645738"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2340574"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2755690"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746672"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2867623"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2449866"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702711"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2630119"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2944791"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2918064"},{"key":"ref9","first-page":"28","article-title":"A 32Gb\/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28 nm CMOS","author":"parikh","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778280"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2378280"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2590550"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2465843"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348556"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352299"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2744661"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9207993\/09094313.pdf?arnumber=9094313","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:49:42Z","timestamp":1651078182000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9094313\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":37,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2991253","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}