{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,19]],"date-time":"2026-08-19T01:14:50Z","timestamp":1787102090025,"version":"build-2736575974"},"reference-count":110,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korean Government","award":["2019R1C1C1009857"],"award-info":[{"award-number":["2019R1C1C1009857"]}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcsi.2020.2996625","type":"journal-article","created":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T21:33:45Z","timestamp":1591047225000},"page":"4719-4732","source":"Crossref","is-referenced-by-count":18,"title":["The Development of Silicon for AI: Different Design Approaches"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4047-1013","authenticated-orcid":false,"given":"Kyuho Jason","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7693-8148","authenticated-orcid":false,"given":"Jinmook","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8468-6374","authenticated-orcid":false,"given":"Sungpill","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6661-4879","authenticated-orcid":false,"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573526"},{"key":"ref38","first-page":"246","article-title":"14.5 Envision: A 0.26-to-10 TOPS\/W subword-parallel dynamicvoltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418003"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062935"},{"key":"ref31","first-page":"838","article-title":"An energy-efficient and scalable deep learning\/inference processor with tetra-parallel MIMD architecture for big data applications","volume":"9","author":"park","year":"2015","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"ref30","first-page":"1","article-title":"A 7.11mJ\/Gb\/Query data-driven machine learning processor (D2MLP) for big data analysis and applications","author":"tsai","year":"2014","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573525"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418008"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref34","first-page":"256","article-title":"A 502GOPS and 0.984mW dual-mode ADAS SoC with RNN-FIS engine for intention prediction in automotive black-box system","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573432"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/72.129418"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2356197"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.905642"},{"key":"ref24","first-page":"1","article-title":"A 6.67mW sparse coding ASIC enabling on-chip learning and inference","author":"kim","year":"2014","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063061"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"ref26","first-page":"418","article-title":"24.2 A 2.5GHz 7.7TOPS\/W switched-capacitor matrix multiplier with co-designed local memory in 40nm","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231323"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031768"},{"key":"ref51","author":"hebb","year":"1949","journal-title":"The Organization of Behavior"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1038\/14819"},{"key":"ref58","first-page":"1608","article-title":"A multi-modal and tunable radial-basis-function circuit with supply and temperature compensation","author":"lee","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref57","first-page":"1383","article-title":"A novel radial basis function network classifier with centers set by hierarchical clustering","author":"ou","year":"2005","journal-title":"Proc IEEE Int Joint Conf Neural Netw (IJCNN)"},{"key":"ref56","article-title":"Introduction to radial basis function networks","author":"mark","year":"1996"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746250"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1016\/S0045-7906(99)00008-7"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075430"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2198249"},{"key":"ref40","first-page":"250","article-title":"A 288 W programmable deep-learning processor with 270KB on-chip weight storage using non-uniform memory hierarchy for mobile intelligence","author":"bang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.634"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IVS.2017.7995975"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref8","first-page":"351","article-title":"DeepSense: A unified deep learning framework for time-series mobile sensing data processing","author":"shuochao","year":"2017","journal-title":"Proc Int Conf World Wide Web"},{"key":"ref49","first-page":"260","article-title":"A 22.8GOPS 2.83mW neuro-fuzzy object detection engine for fast multi-object recognition","author":"kim","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3092831"},{"key":"ref9","article-title":"DeepRebirth: Accelerating deep neural network execution on mobile devices","author":"li","year":"2017","journal-title":"arXiv 1708 04728"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008533"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008534"},{"key":"ref48","first-page":"216","article-title":"QUEST: A 7.49 TOPS multi-purpose log-quantized DNN inference engine stacked on 96MB 3D SRAM using inductive-coupling technology in 40nm CMOS","author":"ueyoshi","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref42","first-page":"238","article-title":"A 2.9 TOPS\/W deep convolutional neural network SoC in FD-SOI 28 nm for intelligent embedded systems","author":"desoli","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref41","first-page":"242","article-title":"A 28nm SoC with a 1.2GHz 568nJ\/prediction sparse deep neural network engine with >0.1 timing error rate tolerance for IoT applications","author":"whatmough","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080246"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref73","article-title":"Deep convolutional neural network inference with floating-point weights and fixed-point activations","author":"lai","year":"2017","journal-title":"arXiv 1703 03073"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240260"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.053631145"},{"key":"ref76","article-title":"XNOR-net: Imagenet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"arXiv 1603 05279"},{"key":"ref77","article-title":"Effective quantization methods for recurrent neural networks","author":"he","year":"2016","journal-title":"arXiv 1611 10176"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"ref75","article-title":"Trained ternary quantization","author":"zhu","year":"2016","journal-title":"arXiv 1612 01064"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2767705"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref60","first-page":"168","article-title":"A 646GOPS\/W multi-classifier many-core processor with cortex-like architecture for super-resolution recognition","author":"park","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref62","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/TNN.2010.2085443","article-title":"24-GOPS 4.5-mm2 digital cellular neural network for rapid visual attention in an object-recognition SoC","volume":"22","author":"lee","year":"2011","journal-title":"IEEE Trans Neural Netw"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2617317"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007157"},{"key":"ref64","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/JSSC.2015.2476786","article-title":"A 2.71 nJ\/pixel gaze-activated object recognition system for low-power mobile smart glasses","volume":"51","author":"hong","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582864"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008898"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352303"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.1999.790410"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313838"},{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","volume":"25","author":"krizhevsky","year":"2012","journal-title":"Proc Neural Inf Process Syst (NIPS)"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref95","first-page":"62","article-title":"A 5GS\/s 158.6mW 12b passive-saampling 8x-interleaved hybrid ADC with 9.4 ENOB and 160.5dB FOMS in 28nm CMOS","author":"ramkaj","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref94","first-page":"58","article-title":"A 3.2GS\/s 10 ENOB 61mW ringamp ADC in 16nm with background monitoring of distortion","author":"hershberg","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008464"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/40.42987"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2829522"},{"key":"ref92","first-page":"431","article-title":"Wafer-scale integration of analog neural netowrks","author":"schemmel","year":"2008","journal-title":"Proc Int Joint Conf Neural Netw"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2619718"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816369"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2500101"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/4.222189"},{"key":"ref103","doi-asserted-by":"crossref","first-page":"1032","DOI":"10.1109\/JSSC.2015.2504466","article-title":"A 0.5 error 10mW CMOS image sensor-based gaze estimation processor","volume":"51","author":"bong","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2796379"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662313"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2877890"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3081333.3081359"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3089801.3089804"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPSN.2016.7460664"},{"key":"ref13","article-title":"FpgaConvNet: A toolflow for mapping diverse convolutional neural networks on embedded FPGAs","author":"venieris","year":"2017","journal-title":"arXiv 1711 08740"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.521"},{"key":"ref15","article-title":"Pruning convolutional neural networks for resource efficient inference","author":"molchanov","year":"2016","journal-title":"arXiv 1611 06440"},{"key":"ref16","article-title":"High performance ultra-low-precision convolutions on mobile devices","author":"tulloch","year":"2017","journal-title":"arXiv 1712 02427"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2017.8093233"},{"key":"ref17","article-title":"Compression of deep convolutional neural networks for fast and low power mobile applications","author":"kim","year":"2015","journal-title":"arXiv 1511 06530"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.614"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF00930664"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816035"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04482-4"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310263"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/82.664259"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2871057"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2600663"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053207"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2893256"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9275400\/09104667.pdf?arnumber=9104667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:49:27Z","timestamp":1651078167000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9104667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":110,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2996625","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}