{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T16:26:22Z","timestamp":1775579182132,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Kioxia Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcsi.2020.2999823","type":"journal-article","created":{"date-parts":[[2020,6,10]],"date-time":"2020-06-10T20:28:42Z","timestamp":1591820922000},"page":"5520-5529","source":"Crossref","is-referenced-by-count":15,"title":["Reduced-Complexity Key Equation Solvers for Generalized Integrated Interleaved BCH Decoders"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1594-4891","authenticated-orcid":false,"given":"Zhenshan","family":"Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8289-2377","authenticated-orcid":false,"given":"Xinmiao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2916698"},{"key":"ref11","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2970970"},{"key":"ref13","author":"zhang","year":"2015","journal-title":"VLSI Architectures for Modern Error-Correcting Codes"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2019.8762035"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2017.2780132"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2019.8849285"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2016.2633257"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.953498"},{"key":"ref7","author":"berlekamp","year":"1984","journal-title":"Algebraic Coding Theory (Revised Edition)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2017.2675905"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2006.261714"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2911730"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9275400\/09113506.pdf?arnumber=9113506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:49:12Z","timestamp":1651078152000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9113506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":14,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.2999823","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}