{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T23:00:32Z","timestamp":1773270032661,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcsi.2020.3008481","type":"journal-article","created":{"date-parts":[[2020,7,20]],"date-time":"2020-07-20T21:24:58Z","timestamp":1595280298000},"page":"3839-3852","source":"Crossref","is-referenced-by-count":12,"title":["A 1.45 GHz All-Digital Spread Spectrum Clock Generator in 65nm CMOS for Synchronization-Free SoC Applications"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0204-0949","authenticated-orcid":false,"given":"Davide","family":"De Caro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9652-8541","authenticated-orcid":false,"given":"Gennaro","family":"Di Meo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6200-3990","authenticated-orcid":false,"given":"Ettore","family":"Napoli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Petra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5737-1783","authenticated-orcid":false,"given":"Antonio Giuseppe Maria","family":"Strollo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.18"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2011577"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181547"},{"key":"ref30","first-page":"476","article-title":"An analogue delay line for virtual clock enhancement in DDS","author":"richter","year":"2000","journal-title":"Proceedings of the 26th European Solid-State Circuits Conference ESSCIRC"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010150"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.52"},{"key":"ref35","article-title":"Mux-based digital delay interpolator","author":"de caro","year":"2014"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2245252"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809521"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2286258"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2002.808074"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2005.852221"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2006.884451"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2013.2241751"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20227-3_20"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487722"},{"key":"ref18","first-page":"336","article-title":"An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS","author":"park","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","first-page":"70","article-title":"A reconfigurable distributed all-digital clock generator core with SSC and skew correction in 22 nm high-k tri-gate LP CMOS","author":"li","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.938379"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2010.2077677"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2423977"},{"key":"ref3","year":"2011","journal-title":"Universal Serial Bus 3 0 Specification Revision 1 0"},{"key":"ref6","year":"2003","journal-title":"Information Technology Equipment&#x2014 Radio Disturbance Characteristics&#x2014 Limits and Methods of Measurement"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2191875"},{"key":"ref5","year":"2008","journal-title":"FCC 47 CFR Part 15 Radio Frequency Devices"},{"key":"ref8","first-page":"1","year":"1996","journal-title":"ANSI Std C63 2-1996 C63 2-1996"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2004.94421"},{"key":"ref2","year":"2010","journal-title":"PCI Express Base Specification Revision 3 0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.1994.385656"},{"key":"ref1","year":"2009","journal-title":"Serial ATA Rev 3 0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2008.2012115"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2005.859063"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2183970"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043461"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886525"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9240118\/09144268.pdf?arnumber=9144268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:48:56Z","timestamp":1651078136000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9144268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":38,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3008481","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}