{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:03:26Z","timestamp":1781885006216,"version":"3.54.5"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Ministry of Electronics and Information Technology, Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcsi.2020.3013691","type":"journal-article","created":{"date-parts":[[2020,8,17]],"date-time":"2020-08-17T21:33:39Z","timestamp":1597700019000},"page":"3693-3703","source":"Crossref","is-referenced-by-count":19,"title":["Multi-Channel Analog-to-Digital Conversion Techniques Using a Continuous-Time Delta-Sigma Modulator Without Reset"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8876-1469","authenticated-orcid":false,"given":"R. S. Ashwin","family":"Kumar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8429-8910","authenticated-orcid":false,"given":"Nagendra","family":"Krishnapura","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"pavan","year":"2017","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref11","first-page":"284","article-title":"STF behaviour in a $\\mathrm{CT}~\\Delta\\Sigma$\n modulator","author":"maeyer","year":"2016","journal-title":"Proc IEEE Int Conf Electron Circuits and Syst"},{"key":"ref12","author":"sayed","year":"2011","journal-title":"Adaptive Filters"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.972143"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2332885"},{"key":"ref15","first-page":"210","article-title":"A 20.7 mW continuous-time $\\Delta\\Sigma$\n modulator with 15MHz bandwidth and 70 dB dynamic range","author":"reddy","year":"2008","journal-title":"Proc 34th Eur Solid-State Circuits Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/82.749090"},{"key":"ref17","year":"2020","journal-title":"for Simultaneous Sampling"},{"key":"ref18","first-page":"236","article-title":"A 1.1 mW 200kS\/s incremental $\\Delta\\Sigma$\n ADC with a DR of 91.5dB using integrator slicing for dynamic power reduction","author":"vogelmann","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2418892"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2854707"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942110"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"737","DOI":"10.1049\/el:20010542","article-title":"Wideband low-distortion delta-sigma ADC topology","volume":"37","author":"silva","year":"2001","journal-title":"Electron Lett"},{"key":"ref5","author":"oppenheim","year":"1997","journal-title":"Signals & Systems"},{"key":"ref8","author":"haykin","year":"1988","journal-title":"Digital Communications"},{"key":"ref7","author":"vaidyanathan","year":"1993","journal-title":"Multirate Systems and Filter Banks"},{"key":"ref2","first-page":"157","article-title":"High-order multi-bit incremental converter with smart-DEM algorithm","author":"liu","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034879"},{"key":"ref9","first-page":"2410","article-title":"A $100~\\mu W$\n decimator for a 16 bit 24 kHz bandwidth audio $\\Delta\\Sigma$\n modulator","author":"parameswaran","year":"2013","journal-title":"Proc ISCAS"},{"key":"ref20","first-page":"375","article-title":"A 0.1mm2 3-channel area-optimized ADC in 0.16-$\\mu\\text{m}$\n CMOS with 20, kHz BW and 86, dB DR","author":"sebastiano","year":"2013","journal-title":"Proc ESSCIRC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413842"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502325"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2641466"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9240118\/09169793.pdf?arnumber=9169793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:48:56Z","timestamp":1651078136000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9169793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3013691","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}