{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T23:26:52Z","timestamp":1781306812358,"version":"3.54.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"MeitY Government of India through SMDP Phase III Chip to System Design"},{"name":"National Chip Implementation Center (CIC) Taiwan\\"},{"name":"DST Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcsi.2020.3015430","type":"journal-article","created":{"date-parts":[[2020,8,17]],"date-time":"2020-08-17T21:33:39Z","timestamp":1597700019000},"page":"4281-4294","source":"Crossref","is-referenced-by-count":3,"title":["Switched-Capacitor-Assisted Power Gating for Ultra-Low Standby Power in CMOS Digital ICs"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7717-5333","authenticated-orcid":false,"given":"Sivaneswaran","family":"Sankar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7606-7282","authenticated-orcid":false,"given":"Mayank","family":"Goel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9111-2822","authenticated-orcid":false,"given":"Po-Hung","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9157-957X","authenticated-orcid":false,"given":"V. Ramgopal","family":"Rao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6568-3736","authenticated-orcid":false,"given":"Maryam Shojaei","family":"Baghini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"144","article-title":"8.1 lakefield and mobility compute: A 3D stacked 10 nm and 22FFL hybrid processor system in $12\\times12$\n mm2, 1 mm package-on-package","author":"gomes","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993441"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2521886"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2951615"},{"key":"ref31","year":"2020","journal-title":"Analog Devices ADGM1004 SP4T MEMS switch"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074370"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780346"},{"key":"ref36","first-page":"12t","article-title":"A 14 nm SoC platform technology featuring $2^{nd}$\n generation tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 $\\mu{\\mathrm{ m}}^{2}$\n SRAM cells, optimized for low power, high performance and high density SoC products","author":"jan","year":"2015","journal-title":"Symp VLSI Technol Dig"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268475"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2654326"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2656802"},{"key":"ref40","first-page":"28.7.1","article-title":"3 nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications","author":"bae","year":"2018","journal-title":"IEDM Tech Dig"},{"key":"ref11","author":"tsividis","year":"2010","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.871328"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TVLSI.2006.874378","article-title":"Leakage-suppressed clock-gating circuit with zigzag super cut-off CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-$\\text{V}_{DD}$\n LSIs","volume":"14","author":"min","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167814"},{"key":"ref15","first-page":"426","article-title":"Self-super-cutoff power gating with state retention on a 0.3 V 0.29 fJ\/cycle\/gate 32b RISC core in 0.13 $\\mu\\text{m}$\n CMOS","author":"chen","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2281919"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297406"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2783680"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792428"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1109\/JSSC.2015.2506685","article-title":"A 50 nW-to-10 mW output power tri-mode digital buck converter with self-tracking zero current detection for photovoltaic energy harvesting","volume":"51","author":"chen","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","first-page":"154","article-title":"20 nm high-K metal gate heterogeneous 64-bit quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor","author":"lee","year":"2015","journal-title":"Proc Int SoC Design Conf (ISOCC)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2938897"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2821167"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2601319"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579313"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063107"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617380"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/JSSC.2015.2477046","article-title":"A subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for WSN applications with 14 power domains, 10T SRAM, and integrated voltage regulator","volume":"51","author":"myers","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215785"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494312"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.76"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014201"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922710"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2013.6716542"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852696"},{"key":"ref41","first-page":"29.4.1","article-title":"Enabling sub-5 nm CMOS technology scaling thinner and taller!","author":"ryckaert","year":"2019","journal-title":"IEDM Tech Dig"},{"key":"ref23","first-page":"156","article-title":"A 28 nm high-k metal-gate single-chip communications processor with 1.5 GHz dual-core application processor and LTE\/HSPAcapable baseband processor","author":"fujigaya","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2883827"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1038\/micronano.2015.5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062968"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9275400\/09169784.pdf?arnumber=9169784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:49:13Z","timestamp":1651078153000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9169784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":43,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3015430","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}