{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T15:55:32Z","timestamp":1775145332318,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Research Foundation (DFG) through the Project Approximate Computing aCROss the System Stack"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcsi.2020.3019460","type":"journal-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:03:31Z","timestamp":1599253411000},"page":"4670-4683","source":"Crossref","is-referenced-by-count":85,"title":["Weight-Oriented Approximation for Energy-Efficient Neural Network Inference Accelerators"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2857-7912","authenticated-orcid":false,"given":"Zois-Gerasimos","family":"Tasoulas","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8110-7122","authenticated-orcid":false,"given":"Georgios","family":"Zervakis","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0985-3045","authenticated-orcid":false,"given":"Iraklis","family":"Anagnostopoulos","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317787"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00039"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342202"},{"key":"ref32","first-page":"612","article-title":"Approximation Through Logic Isolation for the Design of Quality Configurable Circuits","author":"shubham jain","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2018.8541479"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643003"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2633307"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2424212"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535398"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744863"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2839266"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792902"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856757"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2892588"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062333"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2900160"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317878"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2657799"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2869025"},{"key":"ref28","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8701189"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2901060"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2981395"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2403036"},{"key":"ref2","first-page":"130","article-title":"An 11.5TOPS\/W 1024-MAC butterfly structure dual-core sparsity-aware neural processing unit in 8nm flagship mobile SoC","author":"song","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3094124"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref46","year":"2020","journal-title":"Keras CIFAR-10 ResNet"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3097264"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2808319"},{"key":"ref48","article-title":"SCALE-sim: Systolic CNN accelerator simulator","author":"samajdar","year":"2018","journal-title":"arXiv 1811 02883"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342139"},{"key":"ref47","year":"2020","journal-title":"VGG-NETS"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967021"},{"key":"ref42","article-title":"Comparing rewinding and fine-tuning in neural network pruning","author":"renda","year":"2020","journal-title":"arXiv 2003 02389"},{"key":"ref24","article-title":"Learning multiple layers of features from tiny images","author":"krizhevsky","year":"2009"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942068"},{"key":"ref44","article-title":"To prune, or not to prune: Exploring the efficacy of pruning for model compression","author":"zhu","year":"2017","journal-title":"arXiv 1710 01878"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2012.2209421"},{"key":"ref43","first-page":"1135","article-title":"Learning both weights and connections for efficient neural network","author":"han","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2012.02.016"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9275400\/09186830.pdf?arnumber=9186830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:49:26Z","timestamp":1651078166000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9186830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":48,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3019460","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}