{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T15:06:59Z","timestamp":1769008019622,"version":"3.49.0"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1955246"],"award-info":[{"award-number":["1955246"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1725456"],"award-info":[{"award-number":["1725456"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1910299"],"award-info":[{"award-number":["1910299"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE-SC0018064"],"award-info":[{"award-number":["DE-SC0018064"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcsi.2020.3031895","type":"journal-article","created":{"date-parts":[[2020,11,16]],"date-time":"2020-11-16T20:55:05Z","timestamp":1605560105000},"page":"238-249","source":"Crossref","is-referenced-by-count":7,"title":["Exploring Applications of STT-RAM in GPU Architectures"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6325-1796","authenticated-orcid":false,"given":"Xiaoxiao","family":"Liu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1891-1163","authenticated-orcid":false,"given":"Mengjie","family":"Mao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7401-6764","authenticated-orcid":false,"given":"Xiuyuan","family":"Bi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3228-6544","authenticated-orcid":false,"given":"Hai","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1486-8412","authenticated-orcid":false,"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2996191"},{"key":"ref38","first-page":"247","article-title":"SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading","author":"yu","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463592"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485952"},{"key":"ref31","first-page":"1","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","volume":"127","author":"stratton","year":"2012","journal-title":"Center for Reliable and High-Performance Computing"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155675"},{"key":"ref36","year":"2016","journal-title":"Pascal"},{"key":"ref35","year":"2014","journal-title":"MAXWELL"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629936"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2700230"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212924"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345220"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2182053"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2414721"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429498"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993610"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691153"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref4","year":"2010","journal-title":"Fermi"},{"key":"ref27","article-title":"Cacti 3.0: An integrated cache timing, power, and area model","author":"shivakumar","year":"2001"},{"key":"ref3","year":"2012","journal-title":"Heterogeneous Computing"},{"key":"ref6","year":"2012","journal-title":"Kepler"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref5","article-title":"The architecture and evolution of CPU-GPU systems for general purpose computing","author":"arora","year":"2012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543756"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref2","year":"2008","journal-title":"Tegra2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522331"},{"key":"ref1","year":"2000","journal-title":"RaDEO"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548848"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556126"},{"key":"ref42","year":"2017","journal-title":"Voltage"},{"key":"ref24","article-title":"Operand collector architecture","author":"coon","year":"2010"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897989"},{"key":"ref23","year":"2010","journal-title":"GeForce GTX 480"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522337"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2906932"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.18"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/8919\/9316996\/9260167-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9316996\/09260167.pdf?arnumber=9260167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:51:36Z","timestamp":1649443896000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9260167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":43,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3031895","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}