{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T15:32:48Z","timestamp":1778167968179,"version":"3.51.4"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcsi.2020.3034042","type":"journal-article","created":{"date-parts":[[2020,11,9]],"date-time":"2020-11-09T21:24:11Z","timestamp":1604957051000},"page":"301-310","source":"Crossref","is-referenced-by-count":14,"title":["Hybrid Pass Transistor Logic With Ambipolar Transistors"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7337-6637","authenticated-orcid":false,"given":"Xuan","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amy S.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4805-2112","authenticated-orcid":false,"given":"Jean Anne C.","family":"Incorvia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9847-4455","authenticated-orcid":false,"given":"Joseph S.","family":"Friedman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"System and method for complimentary VT-drop ambipolar carbon nanotube logic","author":"friedman","year":"2020"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-62718-0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024921"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122365"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053711"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201700662"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201600094"},{"key":"ref13","first-page":"2111","article-title":"Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs","author":"zhang","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref16","first-page":"151","article-title":"CNT and SiNW modeling for dual-gate ambipolar logic circuit design","author":"hu","year":"2018","journal-title":"Functionality-enhanced devices an alternative to moore’s law"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.4979088"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1021\/nl2021575"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/srep39627"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.52161"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2902475"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3000468"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2861463"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.5479\/sil.538961.39088011475779"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2932379"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref7","first-page":"687","article-title":"Novel carbon nanotube FET design with tunable polarity","author":"lin","year":"2004","journal-title":"IEDM Tech Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2866932"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050646"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2874880"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.5020443"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.8b06748"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.3459136"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2085250"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.cap.2017.01.024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.509865"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/srep29448"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9316996\/09252874.pdf?arnumber=9252874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:37Z","timestamp":1642003417000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9252874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3034042","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}