{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:14:09Z","timestamp":1774966449958,"version":"3.50.1"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcsi.2020.3035373","type":"journal-article","created":{"date-parts":[[2020,11,12]],"date-time":"2020-11-12T21:18:43Z","timestamp":1605215923000},"page":"603-616","source":"Crossref","is-referenced-by-count":50,"title":["A Fully Synthesizable Fractional-<i>N<\/i> MDLL With Zero-Order Interpolation-Based DTC Nonlinearity Calibration and Two-Step Hybrid Phase Offset Calibration"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3535-2407","authenticated-orcid":false,"given":"Bangan","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6467-3667","authenticated-orcid":false,"given":"Yuncheng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junjun","family":"Qiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3678-7058","authenticated-orcid":false,"given":"Huy Cu","family":"Ngo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6323-4539","authenticated-orcid":false,"given":"Wei","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kengo","family":"Nakata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toru","family":"Yoshioka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Emmei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6278-6294","authenticated-orcid":false,"given":"Jian","family":"Pang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6053-6603","authenticated-orcid":false,"given":"Aravind Tharayil","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3413-8249","authenticated-orcid":false,"given":"Haosheng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8506-1384","authenticated-orcid":false,"given":"Teruki","family":"Someya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Shirane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1082-7672","authenticated-orcid":false,"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2936967"},{"key":"ref33","first-page":"192","article-title":"A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25 mW rapid on\/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS","author":"elkholy","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2799195"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2370191"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941259"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939663"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878836"},{"key":"ref35","first-page":"93","article-title":"A 15-$\\mu\\text{W}$\n, 103-fs step, 5-bit capacitor-DAC-based constant-slope digital-to-time converter in 28nm CMOS","author":"chen","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8429041"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502365"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870551"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055347"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780267"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/JSSC.2015.2496781","article-title":"A low-jitter and fractional-resolution injection-locked clock multiplier using a DLL-based real-time PVT calibrator with replica-delay cells","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749420"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2574804"},{"key":"ref24","first-page":"118","article-title":"A 0.0056 mm2 all-digital MDLL using edge re-extraction, dual-ring VCOs and a 0.3 mW block-sharing frequency tracking loop achieving 292FSRMS jitter and ?249dB FOM","author":"yang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"366","article-title":"A ?31dBc integrated-phase-noise 29GHz fractional-N frequency synthesizer supporting multiple frequency bands for backward-compatible 5G using a frequency doubler and injection-locked frequency multipliers","author":"yoon","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2734910"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1109\/JSSC.2015.2494365","article-title":"A 2 GHz synthesized fractional-N ADPLL with dual-referenced interpolating TDC","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2810184"},{"key":"ref57","year":"2020","journal-title":"Application Note on Integrated Phase Noise"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2827880"},{"key":"ref55","first-page":"490","article-title":"A 140fsrms-jitter and ?72dBc-reference-spur ring-VCO-based injection-locked clock multiplier using a background triple-point frequency\/phase\/slope calibrator","author":"yoo","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2872539"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref52","article-title":"Quick start guide of digital PLL for digital designers","author":"okada","year":"2017","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357041"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2910470"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942026"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268571"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2112232"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2684097"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780372"},{"key":"ref17","first-page":"226","article-title":"A 2.4GHz WLAN digital polar transmitter with synthesized digital-to-time converter in 14nm trigate\/FinFET technology for IoT and wearable applications","author":"madoglio","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","first-page":"360","article-title":"A 1.7GHz MDLL-based fractional-N frequency synthesizer with 1.4ps RMS integrated jitter and 3 mW power using a 1b TDC","author":"marucci","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473667"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2013.6569537"},{"key":"ref3","first-page":"248","article-title":"A 0.022 mm$^{2}~970~\\mu\\text{W}$\n dual-loop injection-locked PLL with ?243dB FOM using synthesizable all-digital PVT calibration circuits","author":"deng","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2298455"},{"key":"ref5","first-page":"266","article-title":"A 0.0066 mm$^{2}~780~\\mu\\text{W}$\n fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique","author":"deng","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598276"},{"key":"ref7","first-page":"252","article-title":"14.1 A 0.048 mm2 3 mW synthesizable fractional-N PLL with a soft injection-locking technique","author":"deng","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870305"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/81.883331"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4577"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596766"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2876464"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780235"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682841"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9325891\/09258394.pdf?arnumber=9258394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T07:49:37Z","timestamp":1643183377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9258394\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":57,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3035373","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}