{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T07:50:38Z","timestamp":1781250638366,"version":"3.54.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Singapore government\u2019s Research, Innovation and Enterprise 2020 Plan Advanced Manufacturing and Engineering Domain","award":["A1687b0033"],"award-info":[{"award-number":["A1687b0033"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcsi.2020.3036209","type":"journal-article","created":{"date-parts":[[2020,11,12]],"date-time":"2020-11-12T21:18:43Z","timestamp":1605215923000},"page":"667-679","source":"Crossref","is-referenced-by-count":86,"title":["A Logic-Compatible eDRAM Compute-In-Memory With Embedded ADCs for Processing Neural Networks"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0897-7871","authenticated-orcid":false,"given":"Chengshuo","family":"Yu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9876-7725","authenticated-orcid":false,"given":"Taegeun","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyunjoon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin Chai Tshun","family":"Chuan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5397-9628","authenticated-orcid":false,"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"ref11","first-page":"494","article-title":"A 65 nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors","author":"chen","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref16","first-page":"272","article-title":"A 700 MHz 2T1C embedded DRAM macro in a generic logic process with no boosted supplies","author":"chun","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627626"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2600538"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2837124"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056926"},{"key":"ref8","article-title":"A 481 pJ\/decision 3.4 M decision\/s multifunctional deep in-memory inference processor using standard 6T SRAM array","author":"kang","year":"2016","journal-title":"arXiv 1610 07501"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref1","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2300417"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00037"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2454241"},{"key":"ref24","first-page":"366","article-title":"0.5 V asymmetric three-Tr. Cell (ATC) DRAM using 90nm generic CMOS logic process","author":"ichihashi","year":"2005","journal-title":"Dig Tech Papers Symp VLSI Circuits"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824826"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206685"},{"key":"ref25","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc 30th Conf Neural Inf Process Syst (NIPS)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9325891\/09257466.pdf?arnumber=9257466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:09:13Z","timestamp":1643213353000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9257466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3036209","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}