{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,29]],"date-time":"2026-08-29T15:26:49Z","timestamp":1788017209243,"version":"build-2784847793"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002241","name":"JST ACCEL, Japan","doi-asserted-by":"publisher","award":["JPMJAC1502"],"award-info":[{"award-number":["JPMJAC1502"]}],"id":[{"id":"10.13039\/501100002241","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcsi.2020.3037892","type":"journal-article","created":{"date-parts":[[2020,11,26]],"date-time":"2020-11-26T15:58:38Z","timestamp":1606406318000},"page":"692-703","source":"Crossref","is-referenced-by-count":29,"title":["A 96-MB 3D-Stacked SRAM Using Inductive Coupling With 0.4-V Transmitter, Termination Scheme and 12:1 SerDes in 40-nm CMOS"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8804-7687","authenticated-orcid":false,"given":"Kota","family":"Shiba","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7892-0443","authenticated-orcid":false,"given":"Tatsuo","family":"Omori","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kodai","family":"Ueyoshi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shinya","family":"Takamaeda-Yamazaki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1543-1252","authenticated-orcid":false,"given":"Masato","family":"Motomura","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0461-4208","authenticated-orcid":false,"given":"Mototsugu","family":"Hamada","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0617-1057","authenticated-orcid":false,"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"380","article-title":"A high-density 45 nm SRAM using small-signal non-strobed regenerative sensing","author":"verma","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref38","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with $0.179~\\mu\\text{m}^{2}$\n cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609386"},{"key":"ref32","first-page":"206","article-title":"A 7 nm 256 Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","author":"chang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776532"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E98.A.2584"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746310"},{"key":"ref36","first-page":"316","article-title":"A 20 nm 112 Mb SRAM in high-k metal-gate with assist circuitry for low-leakage and low-VMIN applications","author":"chang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","first-page":"238","article-title":"A 16 nm 128 Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","author":"chen","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/JSSC.2015.2461592","article-title":"A 0.6 V, 1.5 GHz 84 Mb SRAM in 14 nm FinFET CMOS technology with capacitive charge-sharing write assist circuitry","volume":"51","author":"karl","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071670"},{"key":"ref40","year":"2020","journal-title":"International Roadmap for Devices and Systems 2017 Edition"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193836"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2909562"},{"key":"ref13","first-page":"1","article-title":"Ultra thinning down to 4-$\\mu\\text{m}$\n using 300-mm wafer proven by 40-nm node 2Gb DRAM for 3D multi-stack WOW applications","author":"kim","year":"2014","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref14","first-page":"8.3.1","article-title":"A robust wafer thinning down to 2.6-$\\mu\\text{m}$\n for bumpless interconnects and DRAM WOW applications","author":"kim","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889354"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00164"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2457938"},{"key":"ref18","first-page":"515","article-title":"3D SoC design with TSV-less power supply employing highly doped silicon via","author":"shiba","year":"2019","journal-title":"Proc JSAP Int Conf Solid State Devices Mater"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.35848\/1347-4065\/ab7699"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2867623"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360379"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2783762"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602221"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871623"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/ICEP.2017.7939438"},{"key":"ref5","first-page":"216","article-title":"QUEST: A 7.49TOPS multi-purpose log-quantized DNN inference engine stacked on 96 MB 3D SRAM using inductive-coupling technology in 40 nm CMOS","author":"ueyoshi","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"1","article-title":"Low-cost 3D chip stacking with ThruChip wireless connections","author":"ditzel","year":"2014","journal-title":"Proc IEEE Hot Chips Symp (HCS)"},{"key":"ref7","first-page":"1","article-title":"A 3D-stacked SRAM using inductive coupling with low-voltage transmitter and 12:1 SerDes","author":"shiba","year":"2020","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3093315.3037702"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047079"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714863"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IWAT.2017.7915382"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012365"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1149\/07203.0083ecst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108127"},{"key":"ref41","author":"james","year":"2019","journal-title":"TechInsights Memory Technology Update from IEDM18"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428098"},{"key":"ref44","year":"2020","journal-title":"ASAP Arizona State Predictive PDK"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"ref43","year":"2020","journal-title":"Predictive Technology Model (PTM) PDK"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598343"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9325891\/09272691.pdf?arnumber=9272691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:34:23Z","timestamp":1641987263000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9272691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":44,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3037892","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}