{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T00:16:25Z","timestamp":1778976985795,"version":"3.51.4"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcsi.2020.3038360","type":"journal-article","created":{"date-parts":[[2020,12,30]],"date-time":"2020-12-30T21:13:38Z","timestamp":1609362818000},"page":"592-602","source":"Crossref","is-referenced-by-count":9,"title":["An SoC FPAA Based Programmable, Ladder-Filter Based, Linear-Phase Analog Filter"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6866-3156","authenticated-orcid":false,"given":"Jennifer","family":"Hasler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sahil","family":"Shah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref32","first-page":"66","article-title":"Analog delay lines","author":"marston","year":"1986","journal-title":"Proc Radio Electronics"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2049678"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918151"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757373"},{"key":"ref11","first-page":"1","article-title":"A 0.003 mm² 5.2 mW\/tap 20 GBd inductor-less 5-tap analog RX-FFE","author":"boesch","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1992.200412"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.799877"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039268"},{"key":"ref15","first-page":"1","article-title":"A CMOS 100 MHz continuous-time seventh order 0.05° equiripple linear phase leapfrog multiple loop feedback Gm-C filter","author":"wei su","year":"2002","journal-title":"Proc IEEE Int Symp Circuits Systems Process"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2012.2219532"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/82.193321"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.913735"},{"key":"ref19","author":"oppenheim","year":"1975","journal-title":"Digital Signal Processing"},{"key":"ref4","first-page":"929","article-title":"A high performance low power filter","volume":"15","author":"black","year":"1980","journal-title":"Proc JSSC"},{"key":"ref28","first-page":"1","article-title":"A fine-grain FPAA fabric for RF+baseband","author":"hasler","year":"2015","journal-title":"Proc GOMAC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6030013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.913191"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738680"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.839908"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2771392"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2165755"},{"key":"ref7","first-page":"651","article-title":"A 531 nW\/MHz, 128×132 current-mode programmable analog vector-matrix multiplier with over two decades of linearity","author":"chawla","year":"1992","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2019.2950173"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2004.1399562"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2504119"},{"key":"ref20","first-page":"1","article-title":"Minimization of energy per op in an asynchronous pipeline above and below threshold","author":"marr","year":"2012","journal-title":"Proc IEEE Trans VLSI"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887473"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9010004"},{"key":"ref24","first-page":"2244","article-title":"Integrated floating-gate programming environment for system-level ICs","volume":"24","author":"kim","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925351"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2652123"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9325891\/09311416.pdf?arnumber=9311416","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T07:33:47Z","timestamp":1643182427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9311416\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":33,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3038360","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}