{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:09:29Z","timestamp":1768072169110,"version":"3.49.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100012221","name":"Scientific Research Foundation for the High-Level Talents of Jinling Institute of Technology","doi-asserted-by":"publisher","award":["jit-b-201907"],"award-info":[{"award-number":["jit-b-201907"]}],"id":[{"id":"10.13039\/501100012221","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010023","name":"Natural Science Foundation of the Jiangsu Higher Education Institutions of China","doi-asserted-by":"publisher","award":["SF1017088127469"],"award-info":[{"award-number":["SF1017088127469"]}],"id":[{"id":"10.13039\/501100010023","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcsi.2020.3038417","type":"journal-article","created":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T22:38:06Z","timestamp":1606862286000},"page":"715-727","source":"Crossref","is-referenced-by-count":17,"title":["Ultralow-Latency VLSI Architecture Based on a Linear Approximation Method for Computing <i>N<\/i>th Roots of Floating-Point Numbers"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2282-1574","authenticated-orcid":false,"given":"Fei","family":"Lyu","sequence":"first","affiliation":[]},{"given":"Xiaoqi","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4450-066X","authenticated-orcid":false,"given":"Yuanyong","family":"Luo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9981-0588","authenticated-orcid":false,"given":"Yuxuan","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7181-8278","authenticated-orcid":false,"given":"Hongbing","family":"Pan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/12.67316"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2025803"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2017.8268821"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2081387"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164159"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003481"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3004602"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2939563"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2441696"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2011.6177377"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2005.1406500"},{"key":"ref40","first-page":"83","article-title":"A fixed-point implementation of the expanded hyperbolic CORDIC algorithm","volume":"37","author":"llamocca-obreg\u00f3n","year":"2007","journal-title":"Latin Amer Appl Res"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2011.942297"},{"key":"ref12","first-page":"1051","article-title":"A high-level synthesis and verification tool for application specific kth root processing engine","author":"aslan","year":"2013","journal-title":"Proc IEEE 56th Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2014.7002202"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2015.7322785"},{"key":"ref15","first-page":"226","article-title":"Implementation of single precision floating point square root on FPGAs","author":"li","year":"1997","journal-title":"Proc 5th Annu IEEE Symp Field-Program Custom Comput Mach"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.987764"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2006.1655961"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70764"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70848"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.882887"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/243439.243481"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727063"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207666"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2035270"},{"key":"ref5","volume":"1","author":"glassner","year":"1995","journal-title":"Principles of Digital Image Synthesis"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009039"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2959847"},{"key":"ref2","article-title":"The computation of transcendental functions on the IA-64 architecture","volume":"4","author":"harrison","year":"1999","journal-title":"Intel Technol J"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.250608"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.987763"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.82"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CITS.2016.7546386"},{"key":"ref21","first-page":"52","article-title":"Composite iterative algorithm and architecture for q-th root calculation","author":"v\u2019zquez","year":"2011","journal-title":"Proc 20th IEEE Symp Computer Arithmetic"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2939720"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2835822"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2933321"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2919557"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9325891\/09275371.pdf?arnumber=9275371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T07:48:37Z","timestamp":1643183317000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9275371\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3038417","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}