{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T18:03:27Z","timestamp":1769018607336,"version":"3.49.0"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2018YFB2202800"],"award-info":[{"award-number":["2018YFB2202800"]}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"publisher","award":["61722401"],"award-info":[{"award-number":["61722401"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing New-star Plan of Science and Technology","award":["Z181100006218047"],"award-info":[{"award-number":["Z181100006218047"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tcsi.2020.3043585","type":"journal-article","created":{"date-parts":[[2020,12,24]],"date-time":"2020-12-24T21:17:13Z","timestamp":1608844633000},"page":"1160-1170","source":"Crossref","is-referenced-by-count":20,"title":["Ultra-Low-Power and Performance-Improved Logic Circuit Using Hybrid TFET-MOSFET Standard Cells Topologies and Optimized Digital Front-End Process"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1044-214X","authenticated-orcid":false,"given":"Zhixuan","family":"Wang","sequence":"first","affiliation":[{"name":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0599-7762","authenticated-orcid":false,"given":"Le","family":"Ye","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3714-8581","authenticated-orcid":false,"given":"Qianqian","family":"Huang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"}]},{"given":"Kaixuan","family":"Du","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University, Hefei, China"}]},{"given":"Zhichao","family":"Tan","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}]},{"given":"Yangyuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2012.0387"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2016.2588280"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361054"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.0225"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026516"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2014.2377576"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351297"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361072"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2392793"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994452"},{"key":"ref28","first-page":"2299","article-title":"Exploration of low-power high-SFDR current-steering D\/A converter design using steep-slope heterojunction tunnel FETs","volume":"24","author":"seok kim","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361068"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2016.2619908"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/JSSC.2015.2477046","article-title":"A subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for WSN applications with 14 power domains, 10T SRAM, and integrated voltage regulator","volume":"51","author":"myers","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2017.PS-3-04"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582041"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2825639"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2466236"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.899389"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2689746"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2342371"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1994.573184"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047044"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.901273"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419897"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2412118"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2494845"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2335032"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2614698"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3010803"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2016.7754219"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2018.8421435"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2018.8394742"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1038\/nature10679","article-title":"Tunnel field-effect transistors as energy-efficient electronic switches","volume":"479","author":"ionescu","year":"2011","journal-title":"Nature"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062952"},{"key":"ref6","first-page":"8.5.1","article-title":"A novel Si tunnel FET with 36 mV\/dec subthreshold slope based on junction depleted-modulation through striped gate configuration","author":"huang","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"ref8","first-page":"16","article-title":"Performance benchmarks for Si, III-V, TFET, and carbon nanotube FET–re-thinking the technology assessment methodology for complementary logic applications","author":"wei","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8051028"},{"key":"ref49","author":"borgeson","year":"2012","journal-title":"Benchmarking MCU power consumption for ultra-low-power applications"},{"key":"ref9","first-page":"124","article-title":"Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic","author":"avci","year":"2011","journal-title":"Proc VLSI Symp Tech Dig"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-014-5196-3"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702101"},{"key":"ref48","year":"2018","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1063\/1.4894624"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2239297"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941482"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2012.6343357"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2016.7542057"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9352589\/09307262.pdf?arnumber=9307262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,29]],"date-time":"2022-01-29T00:45:30Z","timestamp":1643417130000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9307262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":51,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3043585","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}