{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T13:21:13Z","timestamp":1769520073492,"version":"3.49.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7844"],"award-info":[{"award-number":["FA8650-18-2-7844"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tcsi.2020.3044836","type":"journal-article","created":{"date-parts":[[2020,12,25]],"date-time":"2020-12-25T21:12:13Z","timestamp":1608930733000},"page":"1171-1182","source":"Crossref","is-referenced-by-count":11,"title":["Dynamic Read V<sub>MIN<\/sub> and Yield Estimation for Nanoscale SRAMs"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1804-5202","authenticated-orcid":false,"given":"Shourya","family":"Gupta","sequence":"first","affiliation":[{"name":"Charles L. Brown Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3770-5050","authenticated-orcid":false,"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.364"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450410"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6488-3_18"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061810"},{"key":"ref17","first-page":"400","article-title":"Statistical modeling for the minimum standby supply voltage of a full SRAM array","author":"wang","year":"2007","journal-title":"Proc 33rd Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391522"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100834"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.7151\/dmps.1146"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2691354"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681593"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2369331"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2124531"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327334"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792428"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2964903"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006096"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011630"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.278"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2017.7962608"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177732541"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9352589\/09309185.pdf?arnumber=9309185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T15:21:32Z","timestamp":1643210492000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9309185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":27,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3044836","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}