{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T16:27:29Z","timestamp":1784392049877,"version":"3.55.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1948331"],"award-info":[{"award-number":["CCF-1948331"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tcsi.2020.3047331","type":"journal-article","created":{"date-parts":[[2021,1,28]],"date-time":"2021-01-28T21:14:15Z","timestamp":1611868455000},"page":"1023-1033","source":"Crossref","is-referenced-by-count":24,"title":["Fully Integrated Analog Machine Learning Classifier Using Custom Activation Function for Low Resolution Image Classification"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2162-7676","authenticated-orcid":false,"given":"Sanjeev","family":"Tannirkulam Chandrasekaran","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, University at Buffalo, Buffalo, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akshay","family":"Jayaraj","sequence":"additional","affiliation":[{"name":"Intel Corporation, Folsom, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4984-7451","authenticated-orcid":false,"given":"Vinay","family":"Elkoori Ghantala Karnam","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University at Buffalo, Buffalo, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Imon","family":"Banerjee","sequence":"additional","affiliation":[{"name":"Department of Biomedical Informatics, Emory University, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4045-6291","authenticated-orcid":false,"given":"Arindam","family":"Sanyal","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University at Buffalo, Buffalo, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2751610"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2979321"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1143844.1143874"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596765"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2017.2705698"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008514"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662436"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573509"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2342153"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2500101"},{"key":"ref17","article-title":"A 3.43 TOPS\/W 48.9pJ\/pixel 50.1nJ\/classification 512 analog neuron sparse coding neural network with on-chip learning and classification in 40nm CMOS","author":"buhler","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2703880"},{"key":"ref19","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref28","first-page":"1","article-title":"A methodology for the offset-simulation of comparators","volume":"1","author":"graupner","year":"2006","journal-title":"Des Guide Commun"},{"key":"ref4","first-page":"4255","article-title":"Privacy-preserving human activity recognition from extreme low resolution","author":"ryoo","year":"2017","journal-title":"Proc AAAI Conf Artif Intell"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.5201\/ipol.2011.g_lmii"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/s141120800"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2004.1315162"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACPR.2015.7486519"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/s140915981"},{"key":"ref7","article-title":"Home activity monitoring using low resolution infrared sensor","author":"tao","year":"2018","journal-title":"arXiv 1811 05416"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2003.1238420"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2451892"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref20","first-page":"418","article-title":"24.2 A 2.5GHz 7.7TOPS\/W switched-capacitor matrix multiplier with co-designed local memory in 40nm","author":"lee","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1109\/82.823544","article-title":"A modular current-mode classifier circuit for template matching application","volume":"47","author":"liu","year":"2000","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2007.902961"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702426"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/8919\/9352589\/9337886-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/9352589\/09337886.pdf?arnumber=9337886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:57:32Z","timestamp":1649188652000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9337886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2020.3047331","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}